



HT32F53231/HT32F53241

HT32F53242/HT32F53252

Datasheet

**32-Bit Arm® Cortex®-M0+ 5V CAN Microcontroller,
up to 128 KB Flash and up to 16 KB SRAM with 2 Msps ADC, CMP,
CAN, PDMA, DIV, USART, UART, SPI, I²C, GPTM, MCTM,
PWM, BFTM, EBI, LEDC, CRC, UID, RTC and WDT**

Revision: V1.00 Date: March 06, 2024

www.holtek.com

Table of Contents

1 General Description.....	6
2 Features.....	7
Core	7
On-Chip Memory	7
Flash Memory Controller – FMC	7
Reset Control Unit – RSTCU	7
Clock Control Unit – CKCU	8
Power Management Control Unit – PWRCU	8
External Interrupt / Event Controller – EXTI	8
Comparator – CMP (HT32F53242/HT32F53252 Only)	9
Analog to Digital Converter – ADC	9
I/O Ports – GPIO.....	9
Motor Control Timer – MCTM	10
General-Purpose Timer – GPTM	10
Pulse-Width-Modulation Timer – PWM	10
Basic Function Timer – BFTM	11
Watchdog Timer – WDT	11
Real-Time Clock – RTC	11
Inter-integrated Circuit – I ² C	11
Serial Peripheral Interface – SPI	12
Universal Synchronous Asynchronous Receiver Transmitter – USART	12
Universal Asynchronous Receiver Transmitter – UART	13
Controller Area Network – CAN	13
Cyclic Redundancy Check – CRC	13
Peripheral Direct Memory Access – PDMA	14
Hardware Divider – DIV	14
LED Controller – LEDC	14
External Bus Interface – EBI (HT32F53242/HT32F53252 Only).....	15
Unique Identifier – UID	15
Debug Support.....	15
Package and Operation Temperature	15
3 Overview.....	16
Device Information	16
Block Diagram	17
Memory Map	19
Clock Structure	22

4 Pin Assignment.....	23
5 Electrical Characteristics.....	38
Absolute Maximum Ratings	38
Recommended DC Operating Conditions	38
On-Chip LDO Voltage Regulator Characteristics.....	38
Power Consumption	39
Reset and Supply Monitor Characteristics.....	41
External Clock Characteristics.....	41
Internal Clock Characteristics	43
System PLL Characteristics.....	43
Memory Characteristics	43
I/O Port Characteristics.....	44
ADC Characteristics	45
Internal Reference Voltage Characteristics	46
Comparator Characteristics	46
GPTM / MCTM / PWM Characteristics	47
I ² C Characteristics	47
SPI Characteristics	48
6 Package Information	51
SAW Type 32-pin QFN (4mm × 4mm × 0.75mm) Outline Dimensions.....	52
SAW Type 46-pin QFN (6.5mm × 4.5mm × 0.75mm) Outline Dimensions.....	53
48-pin LQFP (7mm × 7mm) Outline Dimensions	54
64-pin LQFP (7mm × 7mm) Outline Dimensions	55

List of Tables

Table 1. Features and Peripheral List	16
Table 2. Register Map	20
Table 3. HT32F53242/HT32F53252 Pin Assignment	30
Table 4. HT32F53231/HT32F53241 Pin Assignment	32
Table 5. HT32F53242/HT32F53252 Pin Description	33
Table 6. HT32F53231/HT32F53241 Pin Description	36
Table 7. Absolute Maximum Ratings	38
Table 8. Recommended DC Operating Conditions	38
Table 9. LDO Characteristics	38
Table 10. HT32F53242/HT32F53252 Power Consumption Characteristics	39
Table 11. HT32F53231/HT32F53241 Power Consumption Characteristics	40
Table 12. V _{DD} Power Reset Characteristics	41
Table 13. LVD / BOD Characteristics	41
Table 14. High Speed External Clock (HSE) Characteristics	41
Table 15. Low Speed External Clock (LSE) Characteristics	42
Table 16. High Speed Internal Clock (HSI) Characteristics	43
Table 17. Low Speed Internal Clock (LSI) Characteristics	43
Table 18. System PLL Characteristics	43
Table 19. Flash Memory Characteristics	43
Table 20. I/O Port Characteristics	44
Table 21. ADC Characteristics	45
Table 22. Internal Reference Voltage Characteristics	46
Table 23. Comparator Characteristics	46
Table 24. GPTM / MCTM / PWM Characteristics	47
Table 25. I ² C Characteristics	47
Table 26. SPI Characteristics	48

List of Figures

Figure 1. HT32F53242/HT32F53252 Block Diagram	17
Figure 2. HT32F53231/HT32F53241 Block Diagram	18
Figure 3. Memory Map.....	19
Figure 4. Clock Structure	22
Figure 5. HT32F53242/HT32F53252 32-pin QFN Pin Assignment	23
Figure 6. HT32F53242/HT32F53252 46-pin QFN Pin Assignment	24
Figure 7. HT32F53242/HT32F53252 48-pin LQFP Pin Assignment.....	25
Figure 8. HT32F53242/HT32F53252 64-pin LQFP Pin Assignment.....	26
Figure 9. HT32F53231/HT32F53241 32-pin QFN Pin Assignment	27
Figure 10. HT32F53231/HT32F53241 46-pin QFN Pin Assignment	28
Figure 11. HT32F53231/HT32F53241 48-pin LQFP Pin Assignment.....	29
Figure 12. ADC Sampling Network Model	45
Figure 13. I ² C Timing Diagram.....	48
Figure 14. SPI Timing Diagram – SPI Master Mode	49
Figure 15. SPI Timing Diagram – SPI Slave Mode with CPHA = 1.....	50

1 General Description

The Holtek HT32F53231/HT32F53241/HT32F53242/HT32F53252 devices are high performance, low power consumption 32-bit microcontrollers based around an Arm® Cortex®-M0+ processor core. The Cortex®-M0+ is a next-generation processor core which is tightly coupled with Nested Vectored Interrupt Controller (NVIC), SysTick timer and including advanced debug support.

The devices operate at a frequency of up to 60 MHz with a Flash accelerator to obtain maximum efficiency. It provides up to 128 KB of embedded Flash memory for code/data storage and up to 16 KB of embedded SRAM memory for system operation and application program usage. A variety of peripherals, such as Hardware Divider DIV, PDMA, ADC, I²C, UART, USART, SPI, MCTM, CMP, GPTM, PWM, BFTM, LEDC, EBI, CAN, CRC-16/32, 96-bit Unique ID, RTC, WDT, SW-DP (Serial Wire Debug Port), etc., are also implemented in the devices. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features ensure that the devices are suitable for use in a wide range of applications, especially in areas such as consumer products, handheld equipment, automotive, industrial automation control, battery management system, electronic equipment and so on.

arm CORTEX

2 Features

Core

- 32-bit Arm® Cortex®-M0+ processor core
- Up to 60 MHz operating frequency
- Single-cycle multiplication
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M0+ processor is a very low gate count, highly energy efficient processor that is intended for microcontroller and deeply embedded applications that require an area optimized, low-power processor. The processor is based on the ARMv6-M architecture and supports Thumb® instruction sets, single-cycle I/O ports, hardware multiplier and low latency interrupt respond time.

On-Chip Memory

- Up to 128 KB on-chip Flash memory for instruction/data and option byte storage
- Up to 16 KB on-chip SRAM
- Supports multiple boot modes

The Arm® Cortex®-M0+ processor access and debug access share the single external interface to external AHB peripherals. The processor access takes priority over debug access. The maximum address range of the Cortex®-M0+ is 4 GB since it has a 32-bit bus address width. Additionally, a pre-defined memory map is provided by the Cortex®-M0+ processor to reduce the software complexity of repeated implementation by different device vendors. However, some regions are used by the Arm® Cortex®-M0+ system peripherals. Refer to the Arm® Cortex®-M0+ Technical Reference Manual for more information. Figure 3 in the Overview chapter shows the memory map of the HT32F53231/HT32F53241 and HT32F53242/HT32F53252 series of devices, including code, SRAM, peripheral and other pre-defined regions.

Flash Memory Controller – FMC

- Flash accelerator to obtain maximum efficiency
- 32-bit word programming with In System Programming (ISP) and In Application Programming (IAP)
- Flash protection capability to prevent illegal access

The Flash Memory Controller, FMC, provides all the necessary functions and pre-fetch buffer for the embedded on-chip Flash Memory. Since the access speed of the Flash Memory is slower than the CPU, a wide access interface with a pre-fetch buffer is provided for the Flash Memory in order to reduce the CPU waiting time which will cause CPU instruction execution delays. Flash Memory word programming/page erase functions are also provided.

Reset Control Unit – RSTCU

- Supply supervisor
 - Power On Reset / Power Down Reset – POR / PDR
 - Brown-out Detector – BOD
 - Programmable Low Voltage Detector – LVD

The Reset Control Unit, RSTCU, has three kinds of reset, a power on reset, a system reset and an APB unit reset. The power on reset, known as a cold reset, resets the full system during power up. A system reset resets the processor core and peripheral IP components with the exception of the SW-DP controller. The resets can be triggered by external signals, internal events and the reset generators.

Clock Control Unit – CKCU

- External 4 to 16 MHz crystal oscillator
- External 32.768 kHz crystal oscillator
- Internal 8 MHz RC oscillator trimmed to $\pm 1\%$ accuracy at 5.0 V operating voltage and 25 °C operating temperature
- Internal 32 kHz RC oscillator
- Integrated system clock PLL
- Independent clock divider and gating bits for peripheral clock sources

The Clock Control Unit, CKCU, provides a range of oscillator and clock functions. These include a High Speed Internal RC oscillator (HSI), a High Speed External crystal oscillator (HSE), a Low Speed Internal RC oscillator (LSI), a Low Speed External crystal oscillator (LSE), a Phase Lock Loop (PLL), an HSE clock monitor, clock pre-scalers, clock multiplexers, APB clock divider and gating circuitry. The AHB, APB and Cortex®-M0+ clocks are derived from the system clock (CK_SYS) which can come from HSI, HSE, LSI, LSE or system PLL. The Watchdog Timer and Real-Time Clock (RTC) use either the LSI or LSE as their clock source.

Power Management Control Unit – PWRCU

- Flexible power supply: V_{DD} power supply (2.5 V ~ 5.5 V), V_{DDIO} for I/Os (1.8 V ~ 5.5 V)
- Integrated 1.5 V LDO regulator for MCU core, peripherals and memories power supply
- Two power domains: V_{DD} and V_{CORE}.
- Three power saving modes: Sleep, Deep-Sleep1, Deep-Sleep2

Power consumption can be regarded as one of the most important issues for many embedded system applications. Accordingly the Power Control Unit, PWRCU, in the device provides many types of power saving modes such as Sleep, Deep-Sleep1 and Deep-Sleep2 modes. These operating modes reduce the power consumption and allow the application to achieve the best trade-off between the conflicting demands of CPU operating time, speed and power consumption.

External Interrupt / Event Controller – EXTI

- Up to 16 EXTI lines with configurable trigger source and type
- All GPIO pins can be selected as EXTI trigger source
- Source trigger type includes high level, low level, negative edge, positive edge or both edges
- Individual interrupt enable, wakeup enable and status bits for each EXTI line
- Software interrupt trigger mode for each EXTI line
- Integrated deglitch filter for short pulse blocking

The External Interrupt/Event Controller, EXTI, comprises 16 edge detectors which can generate a wake-up event or interrupt requests independently. Each EXTI line can also be masked independently.

Comparator – CMP (HT32F53242/HT32F53252 Only)

- Rail-to-rail comparators
- Configurable negative inputs used for flexible voltage selection
 - External CN pin
 - Internal 8-bit CVR output
 - Internal voltage reference (V_{REF})
- Programmable hysteresis
- Programmable respond speed and consumption
- Comparator output can be routed to I/O pin, to multiple timers or ADC trigger inputs
- 8-bit CVR can be configurable to dedicated I/O for voltage reference
- Interrupt generation capability with wakeup from Sleep, Deep-Sleep1 or Deep-Sleep2 mode through the EXTI controller

The two general purpose comparators, CMP, are implemented within the device. They can be configured either as standalone comparators or combined with the different kinds of peripheral IP. Each comparator is capable of asserting interrupts to the NVIC or waking up the CPU from the Sleep, Deep-Sleep1 or Deep-Sleep2 mode through the EXTI wakeup event management unit.

Analog to Digital Converter – ADC

- 12-bit SAR ADC engine
- Up to 2 Msps conversion rate
- Up to 12 external analog input channels

A 12-bit multi-channel Analog to Digital Converter is integrated in the devices. There are multiplexed channels, which include 12 external channels on which the external analog signal can be supplied and 2 internal channels. If the input voltage is required to remain within a specific threshold window, the Analog Watchdog function will monitor and detect the signals. An interrupt will then be generated to inform the device that the input voltage is higher or lower than the preset thresholds. There are three conversion modes to convert an analog signal to digital data. The A/D conversion can be operated in one shot, continuous and discontinuous conversion mode.

The internal voltage reference (V_{REF}) which can provide a stable reference voltage for the A/D Converter and Comparators is internally connected to the ADC_IN12 input channel. The precise voltage of the V_{REF} is individually measured for each part by Holtek during production test.

I/O Ports – GPIO

- Up to 54 GPIOs
- Port A, B, C, D are mapped to 16-line EXTI interrupts
- Almost all I/O pins have configurable output driving current

There are up to 54 General Purpose I/O pins, GPIO, named PA0 ~ PA15, PB0 ~ PB15, PC0 ~ PC15 and PD0 ~ PD5 for the implementation of logic input/output functions. Each of the GPIO ports has a series of related control and configuration registers to maximize flexibility and to meet the requirements of a wide range of applications.

The GPIO ports are pin-shared with other alternative functions to obtain maximum functional flexibility on the package pins. The GPIO pins can be used as alternative functional pins by configuring the corresponding registers regardless of the input or output pins. The external interrupts on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit, EXTI.

Motor Control Timer – MCTM

- 16-bit up, down, up/down auto-reload counter
- Up to 4 independent channels
- 16-bit programmable prescaler that allows division of the prescaler clock source by any factor between 1 and 65536 to generate the counter clock frequency
- Input Capture function
- Compare Match Output
- PWM waveform generation with Edge-aligned and Center-aligned Counting Modes
- Single Pulse Mode Output
- Complementary Outputs with programmable dead-time insertion
- Supports 3-phase motor control and hall sensor interface
- Break input signals to assert the timer output signals in reset state or in a known state

The Motor Control Timer Module, MCTM, consists of a single 16-bit up/down counter, four 16-bit Capture/Compare Registers (CCRs), one 16-bit Counter-Reload Register (CRR), one 8-bit repetition counter and several control/status registers. It can be used for a variety of purposes which include input signal pulse width measurement, output waveform generation for signals such as compare match outputs, PWM outputs or complementary PWM outputs with dead-time insertion. The MCTM is capable of offering full functional support for motor control, hall sensor interfacing and break input.

General-Purpose Timer – GPTM

- 16-bit up, down, up/down auto-reload counter
- Up to 4 independent channels
- 16-bit programmable prescaler that allows division of the prescaler clock source by any factor between 1 and 65536 to generate the counter clock frequency
- Input Capture function
- Compare Match Output
- PWM waveform generation with Edge-aligned and Center-aligned Counting Modes
- Single Pulse Mode Output
- Encoder interface controller with two inputs using quadrature decoder

The General-Purpose Timer Module, GPTM, consists of one 16-bit up/down-counter, four 16-bit Capture/Compare Registers (CCRs), one 16-bit Counter-Reload Register (CRR) and several control/status registers. They can be used for a variety of purposes including general time measurement, input signal pulse width measurement, output waveform generation such as single pulse generation or PWM output generation. The GPTM supports an Encoder Interface using a decoder with two inputs.

Pulse-Width-Modulation Timer – PWM

- 16-bit up, down, up/down auto-reload counter
- Up to 4 independent channels for each timer
- 16-bit programmable prescaler that allows division of the prescaler clock source by any factor between 1 and 65536 to generate the counter clock frequency
- Compare Match Output
- PWM waveform generation with Edge-aligned and Center-aligned Counting Modes
- Single Pulse Mode Output

The Pulse-Width-Modulation Timer, PWM, consists of one 16-bit up/down-counter, four 16-bit Compare Registers (CRs), one 16-bit Counter-Reload Register (CRR) and several control/status registers. It can be used for a variety of purposes including general timer and output waveform generation such as single pulse generation or PWM output.

Basic Function Timer – BFTM

- 32-bit compare match up-counter – no I/O control
- One shot mode – counter stops counting when compare match occurs
- Repetitive mode – counter restarts when compare match occurs

The Basic Function Timer Module, BFTM, is a simple 32-bit up-counting counter designed to measure time intervals and generate one shots or generate repetitive interrupts. The BFTM can operate in two functional modes, repetitive and one shot modes. In the repetitive mode, the counter will restart at each compare match event. The BFTM also supports a one shot mode which will force the counter to stop counting when a compare match event occurs.

Watchdog Timer – WDT

- 12-bit down-counter with 3-bit prescaler
- Provides reset to the system
- Programmable watchdog timer window function
- Register write protection function

The Watchdog Timer is a hardware timing circuit that can be used to detect a system lock-up due to software trapped in a deadlock. It includes a 12-bit down-counter, a prescaler, a WDT delta value register, WDT operation control circuitry and a WDT protection mechanism. If the software does not reload the counter value before a Watchdog Timer underflow occurs, a reset will be generated when the counter underflows. In addition, a reset is also generated if the software reloads the counter before it reaches a delta value. It means that the counter reload must occur when the Watchdog timer value has a value within a limited window using a specific method. The Watchdog Timer counter can be stopped when the processor is in the debug mode. The register write protection function can be enabled to prevent an unexpected change in the Watchdog Timer configuration.

Real-Time Clock – RTC

- 24-bit up-counter with a programmable prescaler
- Alarm function
- Interrupt and Wake-up event

The Real-Time Clock, RTC, circuitry includes the APB interface, a 24-bit up-counter, a control register, a prescaler, a compare register and a status register. The RTC circuits are located in the V_{CORE} power domain. When the device enters the power-saving mode, the RTC counter is used as a wakeup timer to let the system resume from the power saving mode.

Inter-integrated Circuit – I²C

- Supports both master and slave modes with a frequency of up to 1 MHz
- Provides an arbitration function and clock synchronization
- Supports 7-bit and 10-bit addressing modes and general call addressing
- Supports slave multi-addressing mode using address mask function

The I²C module is an internal circuit allowing communication with an external I²C interface which is an industry standard two-wire serial interface used for connection to external hardware. These two serial lines are known as a serial data line, SDA, and a serial clock line, SCL. The I²C module

provides three data transfer rates: 100 kHz in the Standard mode, 400 kHz in the Fast mode and 1 MHz in the Fast plus mode. The SCL period generation register is used to setup different kinds of duty cycle implementations for the SCL pulse.

The SDA line which is connected directly to the I²C bus is a bidirectional data line between the master and slave devices and is used for data transmission and reception. The I²C also has an arbitration detect function and clock synchronization function to prevent the situations where more than one master attempts to transmit data to the I²C bus at the same time.

Serial Peripheral Interface – SPI

- Supports both master and slave modes
- Frequency of up to ($f_{PCLK}/2$) MHz for the master mode and ($f_{PCLK}/3$) MHz for the slave mode
- FIFO Depth: 8 levels
- Multi-master and multi-slave operation

The Serial Peripheral Interface, SPI, provides an SPI protocol data transmit and receive function in both master and slave modes. The SPI interface uses 4 pins, among which are serial data input and output lines MISO and MOSI, the clock line, SCK, and the slave select line, SEL. One SPI device acts as a master device which controls the data flow using the SEL and SCK signals to indicate the start of data communication and the data sampling rate. To receive a data byte, the streamlined data bits are latched on a specific clock edge and stored in the data register or in the RX FIFO. Data transmission is carried out in a similar way but in a reverse sequence. The mode fault detection provides a capability for multi-master applications.

Universal Synchronous Asynchronous Receiver Transmitter – USART

- Supports both asynchronous and clocked synchronous serial communication modes
- Programmable baud rate clock frequency up to ($f_{PCLK}/16$) MHz for asynchronous mode and ($f_{PCLK}/8$) MHz for synchronous mode
- Full duplex communication
- Supports LIN (Local Interconnect Network) mode
- Supports single-wire mode
- Fully programmable serial communication characteristics including:
 - Word length: 7, 8 or 9-bit character
 - Parity: Even, odd or no-parity bit generation and detection
 - Stop bit: 1 or 2 stop bits generation
 - Bit order: LSB-first or MSB-first transfer
- Error detection: Parity, overrun and frame error
- Auto hardware flow control mode – RTS, CTS
- IrDA SIR encoder and decoder
- RS485 mode with output enable control
- FIFO Depth: 8-level for both receiver and transmitter

The Universal Synchronous Asynchronous Receiver Transceiver, USART, provides a flexible full duplex data exchange using synchronous or asynchronous data transfer. The USART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The USART peripheral function supports four types of interrupt including Line Status Interrupt, Transmitter FIFO Empty Interrupt, Receiver Threshold Level Reaching Interrupt and Time Out Interrupt. The USART module includes an 8-level transmitter FIFO, (TX_FIFO) and an 8-level receiver FIFO (RX_FIFO). The software can detect a USART error status by reading USART Status & Interrupt Flag Register, USRSIFR. The status includes the type and the condition of transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

Universal Asynchronous Receiver Transmitter – UART

- Asynchronous serial communication operating baud-rate clock frequency up to ($f_{PCLK}/16$) MHz
- Full duplex communication
- Supports LIN (Local Interconnect Network) mode
- Supports single-wire mode
- Fully programmable serial communication characteristics including:
 - Word length: 7, 8 or 9-bit character
 - Parity: Even, odd or no-parity bit generation and detection
 - Stop bit: 1 or 2 stop bits generation
 - Bit order: LSB-first or MSB-first transfer
- Error detection: Parity, overrun and frame error

The Universal Asynchronous Receiver Transceiver, UART, provides a flexible full duplex data exchange using asynchronous transfer. The UART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The UART peripheral function supports Line Status Interrupt. The software can detect a UART error status by reading the UART Status & Interrupt Flag Register, URSIFR. The status includes the type and the condition of transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

Controller Area Network – CAN

- Conform to ISO11898-1, 2003
- 32 Message Objects
- Each Message Object has its own identifier mask
- Programmable FIFO mode (concatenation of Message Objects)
- Maskable interrupt
- Programmable loop-back mode for self-test operation

The CAN_Core performs communication according to the CAN protocol version 2.0 A, B and ISO 11898-1. The internal State Machine controls the data transfer between the RX/TX Shift Register of the CAN_Core and the Message RAM as well as the generation of interrupts as programmed in the Control and Configuration Registers.

Cyclic Redundancy Check – CRC

- Supports CRC16 polynomial: 0x8005,
 $X^{16} + X^{15} + X^2 + 1$
- Supports CCITT CRC16 polynomial: 0x1021,
 $X^{16} + X^{12} + X^5 + 1$
- Supports IEEE-802.3 CRC32 polynomial: 0x04C11DB7,
 $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$
- Supports 1's complement, byte reverse & bit reverse operation on data and checksum
- Supports byte, half-word & word data size
- Programmable CRC initial seed value
- CRC computation executed in 1 AHB clock cycle for 8-bit data and 4 AHB clock cycles for 32-bit data
- Supports PDMA to complete a CRC computation of a block of memory

The CRC calculation unit is an error detection technique test algorithm and is used to verify data transmission or storage data correctness. A CRC calculation takes a data stream or a block of data as

its input and generates a 16-bit or 32-bit output remainder. Ordinarily, a data stream is suffixed by a CRC code and used as a checksum when being sent or stored. Therefore, the received or restored data stream is calculated by the same generator polynomial as described above. If the new CRC code result does not match the one calculated earlier, that means the data stream contains a data error.

Peripheral Direct Memory Access – PDMA

- 6 channels with trigger source grouping
- 8-bit, 16-bit and 32-bit width data transfer
- Supports linear address, circular address and fixed address modes
- 4-level programmable channel priority
- Auto reload mode
- Supports trigger source:
ADC, SPI, UART, USART, I²C, MCTM, GPTM, PWM and software request

The Peripheral Direct Memory Access circuitry, PDMA, moves data between the peripherals and the system memory on the AHB bus. Each PDMA channel has a source address, destination address, block length and transfer count. The PDMA can exclude the CPU intervention and avoid interrupt service routine execution. It improves system performance as the software does not need to connect each data movement operation.

Hardware Divider – DIV

- Signed/unsigned 32-bit divider
- Calculate in 8 clock cycles, load in 1 clock cycle
- Division by zero error Flag

The divider is the truncated division and requires a software triggered start signal by controlling the “START” bit in the control register. The divider calculation complete flag will be set to 1 after 8 clock cycles, however, if the divisor register data is zero during the calculation, the division by zero error flag will be set to 1.

LED Controller – LEDC

- Supports 8-segment digital displays up to a maximum of N
 - For the HT32F53231/HT32F53241, N = 8
 - For the HT32F53242/HT32F53252, N = 12
- Supports 8-segment digital displays with common anode or common cathode
- Support frame interrupt
- Three clock sources: LSI, LSE and PCLK
- The LED light on/off times can be controlled using the dead time setting

The LED controller is used to drive 8-segment digital displays. The HT32F53231/HT32F53241 can driver 8-segment digital displays up to 8. The HT32F53242/HT32F53252 can driver 8-segment digital displays up to 12. Users can flexibly configure the pin position and number of the COMs according to the digital displays in the application. In a complete frame period, the enabled COMs will be scanned from the lower to the higher. Taking an example of where four 8-segment LEDs are used and where COM0, COM5, COM6 and COM7 are enabled. Here COM0, COM5, COM6 and the COM7 will be scanned successively in this sequence within a complete frame period. The scanning time of each COM port is equal to 1/4 frame, which is subdivided into the dead time duty and the COM duty. Users can adjust the dead time duty to change the LED brightness.

External Bus Interface – EBI (HT32F53242/HT32F53252 Only)

- Programmable interface for various memory types
- Translate the AHB transactions into the appropriate external device protocol
- Individual chip select signal for per memory bank
- Programmable timing to support a wide range of devices
- Automatic translation when AHB transaction width and external memory interface width is different
- Write buffer to decrease the stalling of the AHB write burst transaction
- Multiplexed and non-multiplexed address and data line configurations
 - Up to 21 address lines
 - Up to 16-bit data bus width

The external bus interface is able to access external parallel interface devices such as SRAM, Flash and LCD modules. The interface is memory mapped into the CPU internal address map. The data and address lines are multiplexed in order to reduce the number of pins required to connect to the external devices. The read/write timing of the bus can be adjusted to meet the timing specification of the external devices. Note the interface only supports asynchronous 8-bit or 16-bit bus interface.

Unique Identifier – UID

- Total 96-bit UID is unique and not duplicate with other HT32 MCU devices
- It is unchangeable and determined by MCU manufacturer

Debug Support

- Serial Wire Debug Port – SW-DP
- 4 comparators for hardware breakpoint or code / literal patch
- 2 comparators for hardware watch points

Package and Operation Temperature

- 32/46-pin QFN and 48-pin LQFP packages for the HT32F53231/HT32F53241
- 32/46-pin QFN and 48/64-pin LQFP packages for the HT32F53242/HT32F53252
- Operation temperature range: -40 °C to 105 °C

3 Overview

Device Information

Table 1. Features and Peripheral List

Peripherals	HT32F53231	HT32F53241	HT32F53242	HT32F53252
Main Flash (KB)	32	63	64	127
Option Bytes Flash (KB)			1	
SRAM (KB)	4	8	8	16
Timers	MCTM		1	
	GPTM		1	
	PWM	1		2
	BFTM		2	
	WDT		1	
	RTC		1	
Communication	CAN		1	
	SPI		2	
	UART		2	
	USART	1		2
	I ² C		2	
	PDMA	6 Channels		
EBI	—		1	
LED Controller	8 × 8-segment	12 × 8-segment		
CMP	—		2	
Hardware Divider		1		
CRC-16/32		1		
EXTI		16		
12-bit 2 Msps ADC		1		
Number of channels	12 external channels			
GPIO	40 (Max.)		54 (Max.)	
CPU frequency	Up to 60 MHz			
Operating voltage	2.5 V ~ 5.5 V			
Operating temperature	-40 °C ~ 105 °C			
Package	32/46-pin QFN and 48-pin LQFP	32/46-pin QFN and 48/64-pin LQFP		

Block Diagram




Figure 1. HT32F53242/HT32F53252 Block Diagram





Figure 2. HT32F53231/HT32F53241 Block Diagram

Memory Map



Note: These functions and GPIO D are only available for the HT32F53242/HT32F53252 only, since there is only one USART and one PWM in the HT32F53231/HT32F53241 devices, their corresponding descriptions do not have serial number "0".

Figure 3. Memory Map

Table 2. Register Map

Start Address	End Address	Peripheral	Bus
0x4000_0000	0x4000_0FFF	USART0	APB
0x4000_1000	0x4000_1FFF	UART0	
0x4000_2000	0x4000_3FFF	Reserved	
0x4000_4000	0x4000_4FFF	SPI0	
0x4000_5000	0x4000_BFFF	Reserved	
0x4000_C000	0x4000_DFFF	CAN	
0x4000_E000	0x4000_FFFF	Reserved	
0x4001_0000	0x4001_0FFF	ADC	
0x4001_1000	0x4002_1FFF	Reserved	
0x4002_2000	0x4002_2FFF	AFIO	
0x4002_3000	0x4002_3FFF	Reserved	
0x4002_4000	0x4002_4FFF	EXTI	
0x4002_5000	0x4002_BFFF	Reserved	
0x4002_C000	0x4002_CFFF	MCTM	
0x4002_D000	0x4003_0FFF	Reserved	
0x4003_1000	0x4003_1FFF	PWM0	
0x4003_2000	0x4004_0FFF	Reserved	
0x4004_0000	0x4004_0FFF	USART1 <small>(Note)</small>	
0x4004_1000	0x4004_1FFF	UART1	
0x4004_2000	0x4004_3FFF	Reserved	
0x4004_4000	0x4004_4FFF	SPI1	
0x4004_5000	0x4004_7FFF	Reserved	
0x4004_8000	0x4004_8FFF	I ² C0	
0x4004_9000	0x4004_9FFF	I ² C1	
0x4004_A000	0x4005_7FFF	Reserved	
0x4005_8000	0x4005_8FFF	CMP <small>(Note)</small>	
0x4005_9000	0x4005_9FFF	Reserved	
0x4005_A000	0x4005_AFFF	LEDC	
0x4005_B000	0x4006_7FFF	Reserved	
0x4006_8000	0x4006_8FFF	WDT	
0x4006_9000	0x4006_9FFF	Reserved	
0x4006_A000	0x4006_AFFF	RTC & PWRCU	
0x4006_B000	0x4006_DFFF	Reserved	
0x4006_E000	0x4006_EFFF	GPTM	
0x4006_F000	0x4007_0FFF	Reserved	
0x4007_1000	0x4007_1FFF	PWM1 <small>(Note)</small>	
0x4007_2000	0x4007_5FFF	Reserved	
0x4007_6000	0x4007_6FFF	BFTM0	
0x4007_7000	0x4007_7FFF	BFTM1	
0x4007_8000	0x4007_FFFF	Reserved	

Start Address	End Address	Peripheral	Bus
0x4008_0000	0x4008_1FFF	FMC	AHB
0x4008_2000	0x4008_7FFF	Reserved	
0x4008_8000	0x4008_9FFF	CKCU & RSTCU	
0x4008_A000	0x4008_BFFF	CRC	
0x4008_C000	0x400A_FFFF	Reserved	
0x4009_0000	0x4009_1FFF	PDMA	
0x4009_2000	0x4009_7FFF	Reserved	
0x4009_8000	0x4009_9FFF	EBI ^(Note)	
0x4009_A000	0x400A_FFFF	Reserved	
0x400B_0000	0x400B_1FFF	GPIO A	
0x400B_2000	0x400B_3FFF	GPIO B	
0x400B_4000	0x400B_5FFF	GPIO C	
0x400B_6000	0x400B_7FFF	GPIO D ^(Note)	
0x400B_8000	0x400C_9FFF	Reserved	
0x400C_A000	0x400C_BFFF	DIV	
0x400C_C000	0x400F_FFFF	Reserved	

Note: These functions are only available for the HT32F53242/HT32F53252 only.

Clock Structure




Figure 4. Clock Structure

4 Pin Assignment

HT32F53242/HT32F53252 32 QFN-A											
AF0 (Default)									AF0 (Default)	AF1	
	32	31	30	29	28	27	26	25			
PA0	1	VDD	PVDD	V _{DD} Digital Power Pad					VDD	24 PB1	
PA1	2	VDD	AP	Analog Power Pad					VDD	23 PB0	
PA2	3	VDD	AP	1.5 V Power Pad					VDD	22 PA15	
PA3	4	VDD	P15	V _{DD} Digital & Analog I/O Pad					VDD	21 PA14	
PA4	5	VDD	VDD	V _{DD} Digital I/O Pad					VDD	20 SWDIO PA13	
PA5	6	VDD	VDD	V _{DD} Domain Pad					VDD	19 SWCLK PA12	
PC4	7	VDD	VDD						VDD	18 PA9_BOOT	
PC5	8	VDD	P15	PVDD	PVDD	VDD	VDD	VDD	VDD	17 XTALOUT PB14	
		9	10	11	12	13	14	15	16	XTALIN PB13	
										RTCOUT PB12	
										X32KOUT PB11	
										nRST PB10	
										CLDO	

Figure 5. HT32F53242/HT32F53252 32-pin QFN Pin Assignment

HT32F53242/HT32F53252 46 QFN-A																
AF0 (Default)														AF1 (Default)		
	VSS_2	PB2	PB3	PB4	PB5	PC1	PC2	PC3	PC4	PC5	PC6	PC7	PB15	PA9_BOOT		
46	45	44	43	42	41	40	39	38	37	36	35	34	33	PVDD	AF0 (Default)	
VDD	AP	AP	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	AF0 (Default)	AF1	
PA1	1	VDD												PIO	32	VDDIO
PA2	2	VDD												VDDIO	31	PB1
PA3	3	VDD												VDDIO	30	PB0
PA4	4	VDD												VDDIO	29	PA15
PA5	5	VDD												VDDIO	28	PA14
PC4	6	VDD												VDDIO	27	SWDIO
PC5	7	VDD												VDDIO	26	SWCLK
PC6	8	VDD												VDDIO	25	PA11
PC7	9	VDD												VDDIO	24	PA10
			P15	PVDD	PVDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	AF0 (Default)	AF1	
			10	11	12	13	14	15	16	17	18	19	20	21	22	PA8
			C1DO	VDD_1	VSS_1	nRST	PB9	X32KIN	PB10	RTCOUT	PB12	XTALIN	PB13	PB14	PA9_BOOT	

Figure 6. HT32F53242/HT32F53252 46-pin QFN Pin Assignment

HT32F53242/HT32F53252 48 LQFP-A												AF0 (Default)	AF0 (Default)	AF1	
PA0 (Default)	PB2	PB3	PB4	PB5	PC1	PC2	PC3	PC6	PC7	PC0	PC15				
	48	47	46	45	44	43	42	41	40	39	38				
PA0	1	VDD										PVDD	36	VSS_2	
PA1	2	VDD										PIO	35	VDDIO	
PA2	3	VDD										VDDIO	34	PB1	
PA3	4	VDD										VDDIO	33	PB0	
PA4	5	VDD										VDDIO	32	PA15	
PA5	6	VDD										VDDIO	31	PA14	
PA6	7	VDD										VDDIO	30	SWDIO	PA13
PA7	8	VDD										VDDIO	29	SWCLK	PA12
PC4	9	VDD										VDDIO	28	PA11	
PC5	10	VDD										VDDIO	27	PA10	
PC6	11	VDD										VDDIO	26	PA9_BOOT	
PC7	12	VDD										VDDIO	25	PA8	
			P15	PVDD	PVDD	VDD	VDD	VDD	VDD	VDD	VDD	(AF0 Default)			
			13	14	15	16	17	18	19	20	21	22	23	24	
												X32KOUT			
												XTALIN			
												nRST			
												PB9			
												X32KIN			
												PB11			
												PB10			
												CLDO			
												VDD_1			
												VSS_1			

Legend:

- PVDD: V_{DD} Power Pad
- AP: Analog Power Pad
- P15: 1.5 V Power Pad
- VDD: V_{DD} Digital & Analog IO Pad
- VDD: V_{DD} Digital I/O Pad
- VDD: V_{DD} Domain Pad
- PIO: V_{DDIO} Power Pad
- VDDIO: V_{DDIO} Digital I/O Pad

Figure 7. HT32F53242/HT32F53252 48-pin LQFP Pin Assignment

HT32F53242/HT32F53252 64 LQFP-A																			
AF0 (Default)	AF0 (Default)																		AF1
	PB2	PB3	PB4	PB5	PB14	PB15	PC0	PC1	PC2	PC3	VSS_3	VDD_3	PC15	PC14	PC1	PC0	PC11	PC10	PC9
PA0	1	VDD															VDDIO	48	PD3
PA1	2	VDD															VDDIO	47	PD2
PA2	3	VDD															VDDIO	46	PD1
PA3	4	VDD															VDDIO	45	PB1
PA4	5	VDD															VDDIO	44	PB0
PA5	6	VDD															PVDD	43	VSS_2
PA6	7	VDD															PIO	42	VDDIO
PA7	8	VDD															VDDIO	41	PA15
PD4	9	VDD															VDDIO	40	PA14
PD5	10	VDD															VDDIO	39	SWDIO PA13
PC4	11	VDD															VDDIO	38	SWCLK PA12
PC5	12	VDD															VDDIO	37	PA11
PC8	13	VDD															VDDIO	36	PA10
PC9	14	VDD															VDDIO	35	PA9_BOOT
PC6	15	VDD															VDDIO	34	PA8
PC7	16	VDD															VDD	33	PC13
		P15	PVDD	PVDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD		
		17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32		
		GLDO					nRST	X32KIN	RTOOUT	PB12	PB9	X32KOUT	PB11	PB10					
							VSS_1												

Figure 8. HT32F53242/HT32F53252 64-pin LQFP Pin Assignment

HT32F53231/HT32F53241 32 QFN-A									
AF0 (Default)									AF0 (Default)
	PB2	PB3	PB4	PB5	PB7	PB8	VSSA		
PA0	1	VDD							VDD
PA1	2	VDD	PVDD	V _{DD} Digital Power Pad				VDD	24 PB1
PA2	3	VDD	AP	Analog Power Pad				VDD	VDD 23 PB0
PA3	4	VDD	P15	1.5 V Power Pad				VDD	VDD 22 PA15
PA4	5	VDD	VDD	V _{DD} Digital & Analog I/O Pad				VDD	VDD 21 PA14
PA5	6	VDD	VDD	V _{DD} Digital I/O Pad				VDD	VDD 20 SWDIO PA13
PC4	7	VDD	VDD	V _{DD} Domain Pad				VDD	VDD 19 SWCLK PA12
PC5	8	VDD						VDD	VDD 18 PA9_BOOT PB14
			P15	PVDD	PVDD	VDD	VDD	VDD	
			9	10	11	12	13	14	XTALIN PB13
									RTCOUT PB12
									X32KOUT
									X32KIN
									nRST
									VSS_1
									VDD_1
									CLDO

Figure 9. HT32F53231/HT32F53241 32-pin QFN Pin Assignment

HT32F53231/HT32F53241 46 QFN-A																	
AF0 (Default)	AF0 (Default)													AF1			
	VSS_2	PB2	PB3	PB4	PB5	PC1	PC2	PC3	PC6	PB7	PB8	VSSA	PA0				
46	45	44	43	42	41	40	39	38	37	36	35	34	33	PVDD			
VDD	AP	AP	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD			
PA1	1	VDD	V _{DD} Power Pad														
PA2	2	VDD	AP	ANALOG	1.5 V	V _{DD}	PIO	32	VDDIO								
PA3	3	VDD	ANALOG	1.5 V	V _{DD}	31	PB1										
PA4	4	VDD	1.5 V	V _{DD}	30	PB0											
PA5	5	VDD	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	29	PA15	
PC4	6	VDD	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	28	PA14	
PC5	7	VDD	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	27	SWDIO	
PC6	8	VDD	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	26	SWCLK	
PC7	9	VDD	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	25	PA11	
			P15	PVDD	PVDD	VDD	24	PA10									
			P15	PVDD	PVDD	VDD	PA9_BOOT										
			10	11	12	13	14	15	16	17	18	19	20	21	22	23	PAB
			CLDO	VDD_1	VSS_1	nRST	PB9	X32KIN	PB10	RTCOUT	PB12	XTALIN	PB13	PB14	PB15	PC0	

Figure 10. HT32F53231/HT32F53241 46-pin QFN Pin Assignment

HT32F53231/HT32F53241 48 LQFP-A													
AF0 (Default)	AF0 (Default)											AF1	
	PB2	PB3	PB4	PB5	PC1	PC2	PC3	PC6	PC7	PB15	PC0		
48	47	46	45	44	43	42	41	40	39	38	37	AF0 (Default)	
AP	AP	VDD	VDD	AF1									
PA0	1	VDD											
PA1	2	VDD											
PA2	3	VDD											
PA3	4	VDD											
PA4	5	VDD											
PA5	6	VDD											
PA6	7	VDD											
PA7	8	VDD											
PC4	9	VDD											
PC5	10	VDD											
PC6	11	VDD											
PC7	12	VDD											
P15 PVDD PVDD VDD VDD VDD VDD VDD VDD VDD VDD VDD													
13	14	15	16	17	18	19	20	21	22	23	24	XTALOUT PB14	
PB9 nRST X32KOUT PB11													PC0
VSS_1 X32KIN PB10													PA13
CLDO VDD_1 VSS_1													PA12
VSSA VDDA													PA8

Figure 11. HT32F53231/HT32F53241 48-pin LQFP Pin Assignment

Table 3. HT32F53242/HT32F53252 Pin Assignment

Packages				Alternate Function Mapping																
				AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15	System Other
64 LQFP	48 LQFP	46 QFN	32 QFN	System Default	GPIO	ADC	CMP	MCTM /GPTM	SPI	USART /UART	I²C	N/A	EBI	N/A	N/A	CAN	PWM	LEDC	System Other	
1	1	46	1	PA0		ADC_IN0		GT_CH0	SPI1_SCK	USR0_RTS	I2C1_SCL								LED_SEG0	VREF
2	2	1	2	PA1		ADC_IN1		GT_CH1	SPI1_MOSI	USR0_CTS	I2C1_SDA								LED_SEG1	
3	3	2	3	PA2		ADC_IN2		GT_CH2	SPI1_MISO	USR0_TX									LED_SEG2	
4	4	3	4	PA3		ADC_IN3		GT_CH3	SPI1_SEL	USR0_RX									LED_SEG3	
5	5	4	5	PA4		ADC_IN4		GT_CH0	SPI0_SCK	USR1_TX	I2C0_SCL								LED_SEG4	
6	6	5	6	PA5		ADC_IN5		GT_CH1	SPI0_MOSI	USR1_RX	I2C0_SDA								LED_SEG5	
7	7			PA6		ADC_IN6		GT_CH2	SPI0_MISO	USR1_RTS						CAN_TX		LED_SEG6		
8	8			PA7		ADC_IN7		GT_CH3	SPI0_SEL	USR1_CTS						CAN_RX		LED_SEG7		
9				PD4		ADC_IN8				USR1_TX			EBI_A2						LED_SEG4	
10				PD5		ADC_IN9				USR1_RX			EBI_A3						LED_SEG5	
11	9	6	7	PC4		ADC_IN10		GT_CH0	SPI1_SEL	USR0_TX	I2C1_SCL		EBI_A19			CAN_TX	PWM1_CH0	LED_COM4		
12	10	7	8	PC5		ADC_IN11		GT_CH1	SPI1_SCK	USR0_RX	I2C1_SDA		EBI_A20			CAN_RX	PWM1_CH1	LED_COM5		
13				PC8				MT_CH2	SPI1_MOSI	UR0_TX			EBI_A0					LED_COM6		
14				PC9				MT_CH2N	SPI1_MISO	UR0_RX			EBI_A1					LED_COM7		
15	11	8		PC6				GT_CH2	SPI1_MOSI	UR1_TX	I2C0_SCL					CAN_TX	PWM1_CH2	LED_COM10		
16	12	9		PC7				GT_CH3	SPI1_MISO	UR1_RX	I2C0_SDA					CAN_RX	PWM1_CH3	LED_COM11		
17	13	10	9	CLDO																
18	14	11	10	VDD_1																
19	15	12	11	VSS_1																
20	16	13	12	nRST																
21	17	14		PB9				MT_CH3		UR0_TX									WAKEUP1	
22	18	15	13	X32KIN	PB10			GT_CH0	SPI1_SEL	USR1_RX								LED_SEG4		
23	19	16	14	X32KOUT	PB11			GT_CH1	SPI1_SCK	USR1_RX								LED_SEG5		
24	20	17	15	RTCOUT	PB12				SPI0_MISO	UR0_RX									WAKEUP0	
25				PD0							I2C0_SDA		EBI_A18							
26	21	18	16	XTALIN	PB13												PWM1_CH1	LED_SEG6		
27	22	19	17	XTALOUT	PB14												PWM1_CH2	LED_SEG7		
28	23	20		PB15				MT_CH0	SPI0_SEL	USR1_TX	I2C1_SCL		EBI_A16				PWM0_CH2			
29	24	21		PC0				MT_CH0N	SPI0_SCK	USR1_RX	I2C1_SDA		EBI_A17				PWM0_CH3	LED_COM0		
30				PC10				GT_CH0	SPI1_SEL				EBI_AD13			CAN_TX		LED_SEG0		
31				PC11				GT_CH1	SPI1_SCK				EBI_AD14			CAN_RX		LED_SEG1		
32				PC12				GT_CH2	SPI1_MOSI	UR1_TX	I2C0_SCL		EBI_AD15				PWM0_CH2	LED_SEG2		
33				PC13				GT_CH3	SPI1_MISO	UR1_RX	I2C0_SDA		EBI_CS3				PWM0_CH3	LED_SEG3		
34	25	22		PA8						USR0_TX						PWM1_CH3	LED_COM1			

Packages				Alternate Function Mapping															
				AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
64 LQFP	48 LQFP	46 QFN	32 QFN	System Default	GPIO	ADC	CMP	MCTM /GPTM	SPI	USART /UART	I²C	N/A	EBI	N/A	N/A	CAN	PWM	LED	System Other
35	26	23	18	PA9 BOOT					SPI0 MOSI				EBI A1				PWM1 CH0		CKOUT
36	27	24		PA10				MT CH1	SPI0 MOSI	USR0 RX						CAN TX	PWM0 CH1	LED COM2	
37	28	25		PA11				MT CH1N	SPI0 MISO				EBI A0			CAN RX		LED COM3	
38	29	26	19	SWCLK	PA12														
39	30	27	20	SWDIO	PA13														
40	31	28	21	PA14				MT CH0	SPI1 SEL	USR0 RTS	I²C1 SCL		EBI AD0				PWM0 CH0	LED COM0	
41	32	29	22	PA15				MT CH0N	SPI1 SCK	USR0 CTS	I²C1 SDA		EBI AD1				PWM0 CH1	LED COM1	
42	35	32		VDDIO															
43	36	33		VSS_2															
44	33	30	23	PB0				MT CH1	SPI1 MOSI	USR0 TX	I²C0 SCL		EBI AD2			CAN TX		LED SEG0	
45	34	31	24	PB1				MT CH1N	SPI1 MISO	USR0 RX	I²C0 SDA		EBI AD3			CAN RX	PWM1 CH2	LED SEG1	
46				PD1				MT CH2		USR1 RTS			EBI AD10			CAN TX			
47				PD2				MT CH2N		USR1 CTS			EBI AD11			CAN RX		LED SEG6	
48				PD3				MT CH3					EBI AD12					LED SEG7	
49	37	34	25	PB2			COUT0	MT CH2	SPI0 SEL	UR0 TX		EBI AD4			CAN TX	PWM0 CH2	LED SEG2	CKIN	
50	38	35	26	PB3			COUT1	MT CH2N	SPI0 SCK	UR0 RX		EBI AD5			CAN RX	PWM0 CH0	LED SEG3		
51	39	36	27	PB4				MT BRK	SPI0 MOSI	UR1 TX		EBI AD6				PWM0 CH1	LED COM2		
52	40	37	28	PB5				GT CH2	SPI0 MISO	UR1 RX		EBI AD7					LED COM3		
53				PC14			COUT0	MT CH3			I²C0 SCL		EBI AD8					LED COM8	
54				PC15			COUT1				I²C0 SDA		EBI AD9					LED COM9	
55				VDD_3															
56				VSS_3															
57	41	38		PC1			CN0	MT CH0	SPI1 SEL	UR1 TX		EBI OE				PWM0 CH0	LED COM4		
58	42	39		PC2			CP0	MT CH0N	SPI1 SCK			EBI CS0				PWM1 CH0	LED COM5		
59	43	40		PC3			COUT0	MT BRK	SPI1 MOSI	UR1 RX		EBI WE				PWM1 CH1	LED COM6		
60	44	41		PB6			CN1	GT CH3	SPI1 MISO	UR0 TX	I²C1 SCL	EBI ALE					LED COM7		
61	45	42	29	PB7			CP1	MT CH1	SPI0 MISO	UR0 RX	I²C1 SDA	EBI CS1				PWM0 CH3	LED SEG4		
62	46	43	30	PB8			COUT1	MT CH1N	SPI0 SEL	UR0 RX	I²C1 SDA	EBI CS2				PWM1 CH3	LED SEG5		
63	47	44	31	VDDA															
64	48	45	32	VSSA															

Table 4. HT32F53231/HT32F53241 Pin Assignment

Packages			Alternate Function Mapping															
			AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
48 LQFP	46 QFN	32 QFN	System Default	GPIO	ADC	N/A	MCTM /GPTM	SPI	USART /UART	I2C	N/A	N/A	N/A	CAN	PWM	LEDC	System Other	
1	46	1	PA0		ADC_IN0		GT_CH0	SPI1_SCK	USR_RTS	I2C1_SCL						LED_SEG0	VREF	
2	1	2	PA1		ADC_IN1		GT_CH1	SPI1_MOSI	USR_CTS	I2C1_SDA						LED_SEG1		
3	2	3	PA2		ADC_IN2		GT_CH2	SPI1_MISO	USR_TX							LED_SEG2		
4	3	4	PA3		ADC_IN3		GT_CH3	SPI1_SEL	USR_RX							LED_SEG3		
5	4	5	PA4		ADC_IN4		GT_CH0	SPI0_SCK	USR_TX	I2C0_SCL						LED_SEG4		
6	5	6	PA5		ADC_IN5		GT_CH1	SPI0_MOSI	USR_RX	I2C0_SDA						LED_SEG5		
7			PA6		ADC_IN6		GT_CH2	SPI0_MISO	USR_RTS					CAN_TX		LED_SEG6		
8			PA7		ADC_IN7		GT_CH3	SPI0_SEL	USR_CTS					CAN_RX		LED_SEG7		
9	6	7	PC4		ADC_IN8		GT_CH0	SPI1_SEL	USR_TX	I2C1_SCL				CAN_TX	PWM_CH0	LED_COM4		
10	7	8	PC5		ADC_IN9		GT_CH1	SPI1_SCK	USR_RX	I2C1_SDA				CAN_RX	PWM_CH1	LED_COM5		
11	8		PC6		ADC_IN10		GT_CH2	SPI1_MOSI	UR1_TX	I2C0_SCL				CAN_TX	PWM_CH2	LED_COM6		
12	9		PC7		ADC_IN11		GT_CH3	SPI1_MISO	UR1_RX	I2C0_SDA				CAN_RX	PWM_CH3	LED_COM7		
13	10	9	CLDO															
14	11	10	VDD_1															
15	12	11	VSS_1															
16	13	12	nRST															
17	14		PB9				MT_CH3		UR0_TX								WAKEUP1	
18	15	13	X32KIN	PB10			GT_CH0	SPI1_SEL	USR_TX							LED_SEG4		
19	16	14	X32KOUT	PB11			GT_CH1	SPI1_SCK	USR_RX							LED_SEG5		
20	17	15	RTCOUT	PB12				SPI0_MISO	UR0_RX								WAKEUP0	
21	18	16	XTALIN	PB13											PWM_CH1	LED_SEG6		
22	19	17	XTALOUT	PB14											PWM_CH2	LED_SEG7		
23	20		PB15				MT_CH0	SPI0_SEL	USR_TX	I2C1_SCL						PWM_CH2		
24	21		PC0				MT_CH0N	SPI0_SCK	USR_RX	I2C1_SDA						PWM_CH3	LED_COM0	
25	22		PA8						USR_TX							PWM_CH3	LED_COM1	
26	23	18	PA9_BOOT					SPI0_MOSI								PWM_CH0		CKOUT
27	24		PA10				MT_CH1	SPI0_MOSI	USR_RX					CAN_TX	PWM_CH1	LED_COM2		
28	25		PA11				MT_CH1N	SPI0_MISO						CAN_RX		LED_COM3		
29	26	19	SWCLK	PA12														
30	27	20	SWDIO	PA13														
31	28	21	PA14				MT_CH0	SPI1_SEL	USR_RTS	I2C1_SCL					PWM_CH0	LED_COM0		
32	29	22	PA15				MT_CH0N	SPI1_SCK	USR_CTS	I2C1_SDA					PWM_CH1	LED_COM1		
33	30	23	PB0				MT_CH1	SPI1_MOSI	USR_TX	I2C0_SCL				CAN_TX		LED_SEG0		

Packages			Alternate Function Mapping														
			AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14
48 LQFP	46 QFN	32 QFN	System Default	GPIO	ADC	N/A	MCTM /GPTM	SPI	USART /UART	I ² C	N/A	N/A	N/A	CAN	PWM	LED	System Other
34	31	24	PB1				MT_CH1N	SPI1_MISO	USR_RX	I2C0_SDA				CAN_RX	PWM_CH2	LED_SEG1	
35	32		VDDIO														
36	33		VSS_2														
37	34	25	PB2				MT_CH2	SPI0_SEL	UR0_TX					CAN_TX	PWM_CH2	LED_SEG2	CKIN
38	35	26	PB3				MT_CH2N	SPI0_SCK	UR0_RX					CAN_RX	PWM_CH0	LED_SEG3	
39	36	27	PB4				MT_BRK	SPI0_MOSI	UR1_TX						PWM_CH1	LED_COM2	
40	37	28	PB5				GT_CH2	SPI0_MISO	UR1_RX							LED_COM3	
41	38		PC1				MT_CH0	SPI1_SEL	UR1_TX						PWM_CH0	LED_COM4	
42	39		PC2				MT_CH0N	SPI1_SCK							PWM_CH0	LED_COM5	
43	40		PC3				MT_BRK	SPI1_MOSI	UR1_RX						PWM_CH1	LED_COM6	
44	41		PB6				GT_CH3	SPI1_MISO								LED_COM7	
45	42	29	PB7				MT_CH1	SPI0_MISO	UR0_TX	I2C1_SCL					PWM_CH3	LED_SEG4	
46	43	30	PB8				MT_CH1N	SPI0_SEL	UR0_RX	I2C1_SDA					PWM_CH3	LED_SEG5	
47	44	31	VDDA														
48	45	32	VSSA														

Table 5. HT32F53242/HT32F53252 Pin Description

Pin Number				Pin Name	Type ⁽¹⁾	I/O Structure ⁽²⁾	Output Driving	Description	
64 LQFP	48 LQFP	46 QFN	32 QFN					Default Function (AF0)	
1	1	46	1	PA0	AI/O	5V	4/8/12/16 mA	PA0	
2	2	1	2	PA1	AI/O	5V	4/8/12/16 mA	PA1	
3	3	2	3	PA2	AI/O	5V	4/8/12/16 mA	PA2	
4	4	3	4	PA3	AI/O	5V	4/8/12/16 mA	PA3	
5	5	4	5	PA4	AI/O	5V	4/8/12/16 mA	PA4, this pin provides a USART_TX function in the Boot loader mode.	
6	6	5	6	PA5	AI/O	5V	4/8/12/16 mA	PA5, this pin provides a USART_RX function in the Boot loader mode.	
7	7			PA6	AI/O	5V	4/8/12/16 mA	PA6	
8	8			PA7	AI/O	5V	4/8/12/16 mA	PA7	
9				PD4	AI/O	5V	4/8/12/16 mA	PD4	
10				PD5	AI/O	5V	4/8/12/16 mA	PD5	
11	9	6	7	PC4	I/O	5V	4/8/12/16 mA	PC4	
12	10	7	8	PC5	I/O	5V	4/8/12/16 mA	PC5	
13				PC8	I/O	5V	4/8/12/16 mA	PC8	
14				PC9	I/O	5V	4/8/12/16 mA	PC9	
15	11	8		PC6	I/O	5V	4/8/12/16 mA	PC6	
16	12	9		PC7	I/O	5V	4/8/12/16 mA	PC7	

Pin Number				Pin Name	Type ⁽¹⁾	I/O Structure ⁽²⁾	Output Driving	Description	
64 LQFP	48 LQFP	46 QFN	32 QFN					Default Function (AF0)	
17	13	10	9	CLDO	P	—	—	Core power LDO output It must be connected a 2.2 µF capacitor as close as possible between this pin and VSS_1.	
18	14	11	10	VDD_1	P	—	—	Voltage for V _{DD} domain digital I/O	
19	15	12	11	VSS_1	P	—	—	Ground reference for digital I/O	
20	16	13	12	nRST ⁽³⁾	I	5V_PU	—	External reset pin	
21	17	14		PB9 ⁽³⁾	I/O (V _{DD})	5V	4/8/12/16 mA	PB9	
22	18	15	13	PB10 ⁽³⁾	AI/O (V _{DD})	5V	4/8/12/16 mA	X32KIN	
23	19	16	14	PB11 ⁽³⁾	AI/O (V _{DD})	5V	4/8/12/16 mA	X32KOUT	
24	20	17	15	PB12 ⁽³⁾	I/O (V _{DD})	5V	4/8/12/16 mA	RTCOUT	
25				PD0	I/O	5V	4/8/12/16 mA	PD0	
26	21	18	16	PB13	AI/O	5V	4/8/12/16 mA	XTALIN	
27	22	19	17	PB14	AI/O	5V	4/8/12/16 mA	XTALOUT	
28	23	20		PB15	I/O	5V	4/8/12/16 mA	PB15	
29	24	21		PC0	I/O	5V	4/8/12/16 mA	PC0	
30				PC10	I/O	5V	4/8/12/16 mA	PC10	
31				PC11	I/O	5V	4/8/12/16 mA	PC11	
32				PC12	I/O	5V	4/8/12/16 mA	PC12	
33				PC13	I/O	5V	4/8/12/16 mA	PC13	
34	25	22		PA8	I/O (V _{DDIO})	5V	4/8/12/16 mA	PA8	
35	26	23	18 ⁽⁵⁾	PA9	I/O (V _{DDIO})	5V_PU	4/8/12/16 mA	PA9_BOOT	
36	27	24		PA10	I/O (V _{DDIO})	5V	4/8/12/16 mA	PA10	
37	28	25		PA11	I/O (V _{DDIO})	5V	4/8/12/16 mA	PA11	
38	29	26	19 ⁽⁵⁾	PA12	I/O (V _{DDIO})	5V_PU	4/8/12/16 mA	SWCLK	
39	30	27	20 ⁽⁵⁾	PA13	I/O (V _{DDIO})	5V_PU	4/8/12/16 mA	SWDIO	
40	31	28	21 ⁽⁵⁾	PA14	I/O (V _{DDIO})	5V	4/8/12/16 mA	PA14	
41	32	29	22 ⁽⁵⁾	PA15	I/O (V _{DDIO})	5V	4/8/12/16 mA	PA15	
42	35	32		VDDIO	P	—	—	Voltage for digital V _{DDIO} domain I/O	
43	36	33		VSS_2	P	—	—	Ground reference for digital I/O	
44	33	30	23 ⁽⁵⁾	PB0	I/O (V _{DDIO})	5V	4/8/12/16 mA	PB0	

Pin Number				Pin Name	Type ⁽¹⁾	I/O Structure ⁽²⁾	Output Driving	Description	
64 LQFP	48 LQFP	46 QFN	32 QFN					Default Function (AF0)	
45	34	31	24 ⁽⁵⁾	PB1	I/O (V _{DDIO})	5V	4/8/12/16 mA	PB1	
46				PD1	I/O (V _{DDIO})	5V	4/8/12/16 mA	PD1	
47				PD2	I/O (V _{DDIO})	5V	4/8/12/16 mA	PD2	
48				PD3	I/O (V _{DDIO})	5V	4/8/12/16 mA	PD3	
49	37	34	25	PB2	I/O	5V	4/8/12/16 mA	PB2	
50	38	35	26	PB3	I/O	5V	4/8/12/16 mA	PB3	
51	39	36	27	PB4	I/O	5V	4/8/12/16 mA	PB4	
52	40	37	28	PB5	I/O	5V	4/8/12/16 mA	PB5	
53				PC14	I/O	5V	4/8/12/16 mA	PC14	
54				PC15	I/O	5V	4/8/12/16 mA	PC15	
55				VDD_3	P	—	—	Voltage for V _{DD} domain digital I/O	
56				VSS_3	P	—	—	Ground reference for digital I/O	
57	41	38		PC1	I/O	5V	4/8/12/16 mA	PC1	
58	42	39		PC2	I/O	5V	4/8/12/16 mA	PC2	
59	43	40		PC3	I/O	5V	4/8/12/16 mA	PC3	
60	44	41		PB6	I/O	5V	4/8/12/16 mA	PB6	
61	45	42	29	PB7	AI/O	5V	4/8/12/16 mA	PB7	
62	46	43	30	PB8	AI/O	5V	4/8/12/16 mA	PB8	
63	47	44	31	VDDA	P	—	—	Analog voltage for ADC and comparators	
64	48	45	32	VSSA	P	—	—	Ground reference for ADC and comparators	

Note: 1. I = input, O = output, A = Analog port, P = Power Supply, V_{DD} = V_{DD} Power, V_{DDIO} = V_{DDIO} Power.

2. 5V = 5 V operation I/O type, PU = Pull-up.
3. These pins are located at the V_{DD} power domain.
4. In the Boot loader mode, the USART interface can be used for communication.
5. These pins are supplied by the V_{DD} power for the 32-pin QFN package.

Table 6. HT32F53231/HT32F53241 Pin Description

Pin Number			Pin Name	Type ⁽¹⁾	I/O Structure ⁽²⁾	Output Driving	Description	
48 LQFP	46 QFN	32 QFN					Default Function (AF0)	
1	46	1	PA0	AI/O	5V	4/8/12/16 mA	PA0	
2	1	2	PA1	AI/O	5V	4/8/12/16 mA	PA1	
3	2	3	PA2	AI/O	5V	4/8/12/16 mA	PA2	
4	3	4	PA3	AI/O	5V	4/8/12/16 mA	PA3	
5	4	5	PA4	AI/O	5V	4/8/12/16 mA	PA4, this pin provides a USART_TX function in the Boot loader mode.	
6	5	6	PA5	AI/O	5V	4/8/12/16 mA	PA5, this pin provides a USART_RX function in the Boot loader mode.	
7			PA6	AI/O	5V	4/8/12/16 mA	PA6	
8			PA7	AI/O	5V	4/8/12/16 mA	PA7	
9	6	7	PC4	I/O	5V	4/8/12/16 mA	PC4	
10	7	8	PC5	I/O	5V	4/8/12/16 mA	PC5	
11	8		PC6	I/O	5V	4/8/12/16 mA	PC6	
12	9		PC7	I/O	5V	4/8/12/16 mA	PC7	
13	10	9	CLDO	P	—	—	Core power LDO output It must be connected a 2.2 μ F capacitor as close as possible between this pin and VSS_1.	
14	11	10	VDD_1	P	—	—	Voltage for V _{DD} domain digital I/O	
15	12	11	VSS_1	P	—	—	Ground reference for digital I/O	
16	13	12	nRST ⁽³⁾	I	5V_PU	—	External reset pin	
17	14		PB9 ⁽³⁾	I/O (V _{DD})	5V	4/8/12/16 mA	PB9	
18	15	13	PB10 ⁽³⁾	AI/O (V _{DD})	5V	4/8/12/16 mA	X32KIN	
19	16	14	PB11 ⁽³⁾	AI/O (V _{DD})	5V	4/8/12/16 mA	X32KOUT	
20	17	15	PB12 ⁽³⁾	I/O (V _{DD})	5V	4/8/12/16 mA	RTCOUT	
21	18	16	PB13	AI/O	5V	4/8/12/16 mA	XTALIN	
22	19	17	PB14	AI/O	5V	4/8/12/16 mA	XTALOUT	
23	20		PB15	I/O	5V	4/8/12/16 mA	PB15	
24	21		PC0	I/O	5V	4/8/12/16 mA	PC0	
25	22		PA8	I/O (V _{DDIO})	5V	4/8/12/16 mA	PA8	
26	23	18 ⁽⁵⁾	PA9	I/O (V _{DDIO})	5V_PU	4/8/12/16 mA	PA9_BOOT	
27	24		PA10	I/O (V _{DDIO})	5V	4/8/12/16 mA	PA10	
28	25		PA11	I/O (V _{DDIO})	5V	4/8/12/16 mA	PA11	

Pin Number			Pin Name	Type ⁽¹⁾	I/O Structure ⁽²⁾	Output Driving	Description	
48 LQFP	46 QFN	32 QFN					Default Function (AF0)	
29	26	19 ⁽⁵⁾	PA12	I/O (V _{DDIO})	5V_PU	4/8/12/16 mA	SWCLK	
30	27	20 ⁽⁵⁾	PA13	I/O (V _{DDIO})	5V_PU	4/8/12/16 mA	SWDIO	
31	28	21 ⁽⁵⁾	PA14	I/O (V _{DDIO})	5V	4/8/12/16 mA	PA14	
32	29	22 ⁽⁵⁾	PA15	I/O (V _{DDIO})	5V	4/8/12/16 mA	PA15	
33	30	23 ⁽⁵⁾	PB0	I/O (V _{DDIO})	5V	4/8/12/16 mA	PB0	
34	31	24 ⁽⁵⁾	PB1	I/O (V _{DDIO})	5V	4/8/12/16 mA	PB1	
35	32		VDDIO	P	—	—	Voltage for digital V _{DDIO} domain I/O	
36	33		VSS_2	P	—	—	Ground reference for digital I/O	
37	34	25	PB2	I/O	5V	4/8/12/16 mA	PB2	
38	35	26	PB3	I/O	5V	4/8/12/16 mA	PB3	
39	36	27	PB4	I/O	5V	4/8/12/16 mA	PB4	
40	37	28	PB5	I/O	5V	4/8/12/16 mA	PB5	
41	38		PC1	I/O	5V	4/8/12/16 mA	PC1	
42	39		PC2	I/O	5V	4/8/12/16 mA	PC2	
43	40		PC3	I/O	5V	4/8/12/16 mA	PC3	
44	41		PB6	I/O	5V	4/8/12/16 mA	PB6	
45	42	29	PB7	AI/O	5V	4/8/12/16 mA	PB7	
46	43	30	PB8	AI/O	5V	4/8/12/16 mA	PB8	
47	44	31	VDDA	P	—	—	Analog voltage for ADC	
48	45	32	VSSA	P	—	—	Ground reference for ADC	

Note: 1. I = input, O = output, A = Analog port, P = Power Supply, V_{DDIO} = V_{DDIO} Power, V_{DD} = V_{DD} Power.

2. 5V = 5 V operation I/O type, PU = Pull-up.

3. These pins are located at the V_{DD} power domain.

4. In the Boot loader mode, the USART interface can be used for communication.

5. These pins are supplied by the V_{DD} power for the 32-pin QFN package.

5 Electrical Characteristics

Absolute Maximum Ratings

The following table shows the absolute maximum ratings of the device. These are stress ratings only. Stresses beyond absolute maximum ratings may cause permanent damage to the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 7. Absolute Maximum Ratings

Symbol	Parameter	Min.	Max.	Unit
V _{DD}	External Main Supply Voltage	V _{SS} - 0.3	V _{SS} + 5.5	V
V _{DDIO}	External I/O Supply Voltage	V _{SS} - 0.3	V _{SS} + 5.5	V
V _{DDA}	External Analog Supply Voltage	V _{SSA} - 0.3	V _{SSA} + 5.5	V
V _{IN}	Input Voltage on I/O	V _{SS} - 0.3	V _{DD} + 0.3	V
T _A	Ambient Operating Temperature Range	-40	105	°C
T _{STG}	Storage Temperature Range	-60	150	°C
T _J	Maximum Junction Temperature	—	125	°C
P _D	Total Power Dissipation	—	500	mW
V _{ESD}	Electrostatic Discharge Voltage - Human Body Mode	-4000	+4000	V

Recommended DC Operating Conditions

Table 8. Recommended DC Operating Conditions

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{DD}	Operating Voltage	—	2.5	5.0	5.5	V
V _{DDIO}	I/O Operating Voltage	—	1.8	5.0	5.5	V
V _{DDA}	Analog Operating Voltage	—	2.5	5.0	5.5	V

On-Chip LDO Voltage Regulator Characteristics

Table 9. LDO Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{LDO}	Internal Regulator Output Voltage	V _{DD} ≥ 2.5 V Regulator input @ I _{LDO} = 25 mA and voltage variant = ±5 % after trimming	1.425	1.5	1.57	V
I _{LDO}	Output Current	V _{DD} = 2.5 V Regulator input @ V _{LDO} = 1.5 V	—	30	35	mA
C _{LDO}	External Filter Capacitor Value for Internal Core Power Supply	The capacitor value is dependent on the core power current consumption	1	2.2	—	μF

Power Consumption

Table 10. HT32F53242/HT32F53252 Power Consumption Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions			Typ.	Max. @ T_A		Unit
						25 °C	105 °C	
I_{DD}	Operating Current (Run Mode)	$f_{HCLK} = 60 \text{ MHz}$	$V_{DD} = 5 \text{ V}$ $\text{HSI} = 8 \text{ MHz}$ $\text{PLL} = 60 \text{ MHz}$	All peripherals enabled	13.6	17.5	—	mA
				All peripherals disabled	6.6	7.6	—	
		$f_{HCLK} = 40 \text{ MHz}$	$V_{DD} = 5 \text{ V}$ $\text{HSI} = 8 \text{ MHz}$ $\text{PLL} = 40 \text{ MHz}$	All peripherals enabled	11.3	14.0	—	
				All peripherals disabled	6.5	7.4	—	
		$f_{HCLK} = 20 \text{ MHz}$	$V_{DD} = 5 \text{ V}$ $\text{HSI} = 8 \text{ MHz}$ $\text{PLL} = 40 \text{ MHz}$	All peripherals enabled	5.6	6.4	—	
				All peripherals disabled	3.0	3.3	—	
		$f_{HCLK} = 8 \text{ MHz}$	$V_{DD} = 5 \text{ V}$ $\text{HSI} = 8 \text{ MHz}$ $\text{PLL} = \text{off}$	All peripherals enabled	2.3	2.5	—	μA
				All peripherals disabled	1.3	1.3	—	
		$f_{HCLK} = 32 \text{ kHz}$	$V_{DD} = 5 \text{ V}$ $\text{LSI} = 32 \text{ kHz}$ LDO off, DMOS on	All peripherals enabled	38.00	47.44	—	
				All peripherals disabled	33.42	42.65	—	
I_{DD}	Operating Current (Sleep Mode)	$f_{HCLK} = 60 \text{ MHz}$	$V_{DD} = 5 \text{ V}$ $\text{HSI} = 8 \text{ MHz}$ $\text{PLL} = 60 \text{ MHz}$	All peripherals enabled	8.7	10.4	—	mA
				All peripherals disabled	0.79	0.88	—	
		$f_{HCLK} = 40 \text{ MHz}$	$V_{DD} = 5 \text{ V}$ $\text{HSI} = 8 \text{ MHz}$ $\text{PLL} = 40 \text{ MHz}$	All peripherals enabled	6.0	6.9	—	
				All peripherals disabled	0.64	0.72	—	
		$f_{HCLK} = 20 \text{ MHz}$	$V_{DD} = 5 \text{ V}$ $\text{HSI} = 8 \text{ MHz}$ $\text{PLL} = 40 \text{ MHz}$	All peripherals enabled	3.38	3.71	—	
				All peripherals disabled	0.55	0.62	—	
		$f_{HCLK} = 8 \text{ MHz}$	$V_{DD} = 5 \text{ V}$ $\text{HSI} = 8 \text{ MHz}$ $\text{PLL} = \text{off}$	All peripherals enabled	1.37	1.47	—	μA
				All peripherals disabled	0.22	0.25	—	
		$f_{HCLK} = 32 \text{ kHz}$	$V_{DD} = 5 \text{ V}$ $\text{LSI} = 32 \text{ kHz}$ LDO off, DMOS on	All peripherals enabled	33.96	43.23	—	
				All peripherals disabled	29.08	38.09	—	
	Operating Current (Deep-Sleep1 Mode)	—	$V_{DD} = 5 \text{ V}$, HSI/HSE/PLL clock off, LDO off, DMOS on, LSE off, LSI on, RTC on		28.93	37.94	—	μA
	Operating Current (Deep-Sleep2 Mode)	—	$V_{DD} = 5 \text{ V}$, HSI/HSE/PLL clock off, LDO off, DMOS on, LSE off, LSI on, RTC on		5.14	9.90	—	μA

Note: 1. HSE means high speed external oscillator. HSI means 8 MHz high speed internal oscillator.

2. LSE means 32.768 kHz low speed external oscillator. LSI means 32 kHz low speed internal oscillator.

3. RTC means Real-Time clock.

4. Code = while (1) {208 NOP} executed in Flash.

Table 11. HT32F53231/HT32F53241 Power Consumption Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions			Typ.	Max. @ T _A		Unit
						25 °C	105 °C	
I _{DD}	Operating Current (Run Mode)	f _{HCLK} = 60 MHz	V _{DD} = 5 V HSI = 8 MHz PLL = 60 MHz	All peripherals enabled	11.8	12.91	—	mA
				All peripherals disabled	5.60	6.06	—	
		f _{HCLK} = 40 MHz	V _{DD} = 5 V HSI = 8 MHz PLL = 40 MHz	All peripherals enabled	9.79	10.67	—	
				All peripherals disabled	5.60	6.07	—	
		f _{HCLK} = 20 MHz	V _{DD} = 5 V HSI = 8 MHz PLL = 40 MHz	All peripherals enabled	4.85	5.23	—	
				All peripherals disabled	2.69	2.90	—	
		f _{HCLK} = 8 MHz	V _{DD} = 5 V HSI = 8 MHz PLL = off	All peripherals enabled	1.95	2.10	—	
				All peripherals disabled	1.08	1.16	—	
		f _{HCLK} = 32 kHz	V _{DD} = 5 V LSI = 32 kHz LDO off, DMOS on	All peripherals enabled	35.06	43.6	—	
				All peripherals disabled	31.4	39.7	—	
I _{DD}	Operating Current (Sleep Mode)	f _{HCLK} = 60 MHz	V _{DD} = 5 V HSI = 8 MHz PLL = 60 MHz	All peripherals enabled	7.41	8.05	—	mA
				All peripherals disabled	0.76	0.85	—	
		f _{HCLK} = 40 MHz	V _{DD} = 5 V HSI = 8 MHz PLL = 40 MHz	All peripherals enabled	5.10	5.53	—	
				All peripherals disabled	0.62	0.70	—	
		f _{HCLK} = 20 MHz	V _{DD} = 5 V HSI = 8 MHz PLL = 40 MHz	All peripherals enabled	2.87	3.10	—	
				All peripherals disabled	0.55	0.62	—	
		f _{HCLK} = 8 MHz	V _{DD} = 5 V HSI = 8 MHz PLL = off	All peripherals enabled	1.14	1.24	—	
				All peripherals disabled	0.22	0.24	—	
		f _{HCLK} = 32 kHz	V _{DD} = 5 V LSI = 32 kHz LDO off, DMOS on	All peripherals enabled	31.72	40.02	—	
				All peripherals disabled	27.84	35.91	—	
Operating Current (Deep-Sleep1 Mode)	—	V _{DD} = 5 V, HSI/HSE/PLL clock off, LDO off, DMOS on, LSE off, LSI on, RTC on			27.7	35.75	—	μA
	—	V _{DD} = 5 V, HSI/HSE/PLL clock off, LDO off, DMOS on, LSE off, LSI on, RTC on			3.99	6.84	—	μA

Note: 1. HSE means high speed external oscillator. HSI means 8 MHz high speed internal oscillator.

2. LSE means 32.768 kHz low speed external oscillator. LSI means 32 kHz low speed internal oscillator.

3. RTC means Real-Time clock.

4. Code = while (1) {208 NOP} executed in Flash.

Reset and Supply Monitor Characteristics

Table 12. V_{DD} Power Reset Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{POR}	Power On Reset Threshold (Rising Voltage on V _{DD})	T _A = -40 °C ~ 105 °C	2.22	2.35	2.48	V
V _{PDR}	Power Down Reset Threshold (Falling Voltage on V _{DD})		2.12	2.2	2.33	V
V _{PORHYST}	POR Hysteresis	—	—	150	—	mV
t _{POR}	Reset Delay Time	V _{DD} = 5.0 V	—	0.1	0.2	ms

Note: 1. Data based on characterization results only, not tested in production.

2. If the LDO is turned on, the V_{DD} POR has to be in the de-assertion condition. When the V_{DD} POR is in the assertion state then the LDO will be turned off.

Table 13. LVD / BOD Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit	
V _{BOD}	Voltage of Brown Out Detection	After factory-trimmed, V _{DD} Falling edge	2.37	2.45	2.53	V	
V _{LVD}	Voltage of Low Voltage Detection	V _{DD} Falling edge	LVDS = 000	2.57	2.65	V	
			LVDS = 001	2.77	2.85	V	
			LVDS = 010	2.97	3.05	V	
			LVDS = 011	3.17	3.25	V	
			LVDS = 100	3.37	3.45	V	
			LVDS = 101	4.15	4.25	V	
			LVDS = 110	4.35	4.45	V	
			LVDS = 111	4.55	4.65	V	
V _{LVDHTST}	LVD Hysteresis	V _{DD} = 5.0 V	—	—	100	mV	
t _{suLVD}	LVD Setup Time	V _{DD} = 5.0 V	—	—	—	μs	
t _{atLVD}	LVD Active Delay Time	V _{DD} = 5.0 V	—	—	—	ms	
I _{DDLVD}	Operation Current ⁽²⁾	V _{DD} = 5.0 V	—	—	10	20	μA

Note: 1. Data based on characterization results only, not tested in production.

2. Bandgap current is not included.

3. LVDS field is in the PWRCU LVDCSR register

External Clock Characteristics

Table 14. High Speed External Clock (HSE) Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{DD}	Operation Voltage Range	T _A = -40 °C ~ 105 °C	2.5	—	5.5	V
f _{HSE}	HSE Frequency	V _{DD} = 2.5 V ~ 5.0 V	4	—	16	MHz
C _L	Load Capacitance	V _{DD} = 5.0 V, R _{ESR} = 100 Ω @ 16 MHz	—	—	12	pF
R _{FHSE}	Internal Feedback Resistor between XTALIN and XTALOUT Pins	V _{DD} = 5.0 V	—	0.5	—	MΩ

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
R_{ESR}	Equivalent Series Resistance	$V_{DD} = 5.0 \text{ V}, C_L = 12 \text{ pF}$ @ 16 MHz, HSEGAIN = 0	—	—	110	Ω
		$V_{DD} = 2.5 \text{ V}, C_L = 12 \text{ pF}$ @ 16 MHz, HSEGAIN = 1				
D_{HSE}	HSE Oscillator Duty Cycle	—	40	—	60	%
I_{DDHSE}	HSE Oscillator Current Consumption	$V_{DD} = 5.0 \text{ V}, R_{ESR} = 100 \Omega, C_L = 12 \text{ pF}$ @ 8 MHz, HSEGAIN = 0	—	0.85	—	mA
		$V_{DD} = 5.0 \text{ V}, R_{ESR} = 25 \Omega, C_L = 12 \text{ pF}$ @ 16 MHz, HSEGAIN = 1				
I_{PWDHSE}	HSE Oscillator Power Down Current	$V_{DD} = 5.0 \text{ V}$	—	—	0.01	μA
t_{SUHSE}	HSE Oscillator Startup Time	$V_{DD} = 5.0 \text{ V}$	—	—	4	ms

Table 15. Low Speed External Clock (LSE) Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Operation Voltage Range	$T_A = -40^\circ\text{C} \sim 105^\circ\text{C}$	2.5	—	5.5	V
f_{LSE}	LSE Frequency	$V_{DD} = 2.5 \text{ V} \sim 5.5 \text{ V}$	—	32.768	—	kHz
R_F	Internal Feedback Resistor	—	—	10	—	$M\Omega$
R_{ESR}	Equivalent Series Resistance	$V_{DD} = 5.0 \text{ V}$	30	—	TBD	$k\Omega$
C_L	Recommended Load Capacitances	$V_{DD} = 5.0 \text{ V}$	6	—	TBD	pF
I_{DDLSE}	Oscillator Supply Current (High Current Mode)	$f_{CK_LSE} = 32.768 \text{ kHz}, R_{ESR} = 50 \text{ k}\Omega, C_L \geq 7 \text{ pF}$ $V_{DD} = 2.5 \text{ V} \sim 5.5 \text{ V}$ $T_A = -40^\circ\text{C} \sim +105^\circ\text{C}$	—	3.3	6.3	μA
	Oscillator Supply Current (Low Current Mode)	$f_{CK_LSE} = 32.768 \text{ kHz}, R_{ESR} = 50 \text{ k}\Omega, C_L < 7 \text{ pF}$ $V_{DD} = 2.5 \text{ V} \sim 5.5 \text{ V}$ $T_A = -40^\circ\text{C} \sim +105^\circ\text{C}$				
t_{SULSE}	Power Down Current	—	—	—	0.01	μA
	LSE Oscillator Startup Time (Low Current Mode)	$f_{CK_LSE} = 32.768 \text{ kHz}, V_{DD} = 2.5 \text{ V} \sim 5.5 \text{ V}$	500	—	—	ms

Note: The following guidelines are recommended to increase the stability of the crystal circuit of the HSE / LSE clock in the PCB layout.

1. The crystal oscillator should be located as close as possible to the MCU to keep the trace length as short as possible to reduce any parasitic capacitance.
2. Shield lines in the vicinity of the crystal by using a ground plane to isolate signals and reduce noise.
3. Keep any high frequency signal lines away from the crystal area to prevent the crosstalk adverse effects.

Internal Clock Characteristics

Table 16. High Speed Internal Clock (HSI) Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Operation Voltage Range	$T_A = -40^\circ\text{C} \sim 105^\circ\text{C}$	2.5	—	5.5	V
f_{HSI}	HSI Frequency	$V_{DD} = 5\text{ V} @ 25^\circ\text{C}$	—	8	—	MHz
ACC_{HSI}	Factory Calibrated HSI Oscillator Frequency Accuracy	$V_{DD} = 5.0\text{ V}$ $T_A = 25^\circ\text{C}$	-1	—	1	%
		$V_{DD} = 2.5\text{ V} \sim 5.5\text{ V}$ $T_A = -20^\circ\text{C} \sim 60^\circ\text{C}$	-1.5	—	2	%
		$V_{DD} = 2.5\text{ V} \sim 5.5\text{ V}$ $T_A = -40^\circ\text{C} \sim 105^\circ\text{C}$	-3	—	3	%
Duty	HSI Oscillator Duty Cycle	$f_{HSI} = 8\text{ MHz}$	35	—	65	%
I_{DDHSI}	HSI Oscillator Operating Current	$f_{HSI} = 8\text{ MHz} @$ $V_{DD} = 2.5\text{ V} \sim 5.5\text{ V}$	—	—	140	μA
	HSI Oscillator Power Down Current	$V_{DD} = 2.5\text{ V} \sim 5.5\text{ V}$	—	—	0.01	μA
t_{SUHSI}	HSI Oscillator Startup Time	$f_{HSI} = 8\text{ MHz}$	—	—	20	μs

Note: Data based on characterization results only, not tested in production.

Table 17. Low Speed Internal Clock (LSI) Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Operation Voltage Range	$T_A = -40^\circ\text{C} \sim 105^\circ\text{C}$	2.5	—	5.5	V
f_{LSI}	LSI Frequency	$V_{DD} = 5.0\text{ V},$ $T_A = -40^\circ\text{C} \sim 105^\circ\text{C}$	21	32	43	kHz
ACC_{LSI}	LSI Frequency Accuracy	$V_{DD} = 5.0\text{ V}$, with factory-trimmed	-10	—	+10	%
I_{DDLSI}	LSI Oscillator Operating Current	$V_{DD} = 5.0\text{ V}$	—	0.5	0.8	μA
t_{SULSI}	LSI Oscillator Startup Time	$V_{DD} = 5.0\text{ V}$	—	—	100	μs

Note: Data based on characterization results only, not tested in production.

System PLL Characteristics

Table 18. System PLL Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f_{PLLIN}	System PLL Input Clock	—	4	—	16	MHz
f_{CK_PLL}	System PLL Output Clock	—	4	—	60	MHz
t_{LOCK}	System PLL Lock Time	—	—	200	—	μs

Memory Characteristics

Table 19. Flash Memory Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
N_{ENDU}	Number of Guaranteed Program/Erase Cycles before failure (Endurance)	$T_A = -40^\circ\text{C} \sim 105^\circ\text{C}$	20	—	—	K cycles
t_{RET}	Data Retention Time	$T_A = -40^\circ\text{C} \sim 105^\circ\text{C}$	10	—	—	Years
t_{PROG}	Word Programming Time	$T_A = -40^\circ\text{C} \sim 105^\circ\text{C}$	20	—	—	μs

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
t_{ERASE}	Page Erase Time	$T_A = -40^\circ\text{C} \sim 105^\circ\text{C}$	2	—	—	ms
t_{MERASE}	Mass Erase Time	$T_A = -40^\circ\text{C} \sim 105^\circ\text{C}$	10	—	—	ms

I/O Port Characteristics

Table 20. I/O Port Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_{IL}	Low Level Input Current	5.0 V I/O	$V_I = V_{SS}$, On-chip pull-up resistor disabled	—	—	3 μA
		Reset pin		—	—	3 μA
I_{IH}	High Level Input Current	5.0 V I/O	$V_I = V_{DD}$, On-chip pull-down resistor disabled	—	—	3 μA
		Reset pin		—	—	3 μA
V_{IL}	Low Level Input Voltage	5.0 V I/O	—	- 0.5	—	$V_{DD} \times 0.35$
		Reset pin		- 0.5	—	$V_{DD} \times 0.35$
V_{IH}	High Level Input Voltage	5.0 V I/O	$V_{DD} \times 0.65$	—	$V_{DD} + 0.5$	V
		Reset pin		—	$V_{DD} + 0.5$	V
V_{HYS}	Schmitt Trigger Input Voltage Hysteresis	5.0 V I/O	—	$0.12 \times V_{DD}$	—	mV
		Reset pin		—	$0.12 \times V_{DD}$	mV
I_{OL}	Low Level Output Current (GPIO Sink Current)	5.0 V I/O 4 mA drive, $V_{OL} = 0.6 \text{ V}$	4	—	—	mA
		5.0 V I/O 8 mA drive, $V_{OL} = 0.6 \text{ V}$		—	—	mA
		5.0 V I/O 12 mA drive, $V_{OL} = 0.6 \text{ V}$		—	—	mA
		5.0 V I/O 16 mA drive, $V_{OL} = 0.6 \text{ V}$		—	—	mA
I_{OH}	High Level Output Current (GPIO Source Current)	5.0 V I/O 4 mA drive, $V_{OH} = V_{DD} - 0.6 \text{ V}$	—	4	—	mA
		5.0 V I/O 8 mA drive, $V_{OH} = V_{DD} - 0.6 \text{ V}$		—	8	mA
		5.0 V I/O 12 mA drive, $V_{OH} = V_{DD} - 0.6 \text{ V}$		—	12	mA
		5.0 V I/O 16 mA drive, $V_{OH} = V_{DD} - 0.6 \text{ V}$		—	16	mA
V_{OL}	Low Level Output Voltage	5.0 V 4 mA drive I/O, $I_{OL} = 4 \text{ mA}$	—	—	0.6	V
		5.0 V 8 mA drive I/O, $I_{OL} = 8 \text{ mA}$		—	—	V
		5.0 V 12 mA drive I/O, $I_{OL} = 12 \text{ mA}$		—	—	V
		5.0 V 16 mA drive I/O, $I_{OL} = 16 \text{ mA}$		—	—	V
V_{OH}	High Level Output Voltage	5.0 V 4 mA drive I/O, $I_{OH} = 4 \text{ mA}$	$V_{DD} - 0.6$	—	—	V
		5.0 V 8 mA drive I/O, $I_{OH} = 8 \text{ mA}$		—	—	V
		5.0 V 12 mA drive I/O, $I_{OH} = 12 \text{ mA}$		—	—	V
		5.0 V 16 mA drive I/O, $I_{OH} = 16 \text{ mA}$		—	—	V
R_{PU}	Internal Pull-up Resistor	$V_{DD} = 5.0 \text{ V}$	—	50	—	$k\Omega$
		$V_{DD} = 3.3 \text{ V}$		—	76	
R_{PD}	Internal Pull-down Resistor	$V_{DD} = 5.0 \text{ V}$	—	50	—	$k\Omega$
		$V_{DD} = 3.3 \text{ V}$		—	76	

ADC Characteristics

Table 21. ADC Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DDA}	A/D Converter Operating Voltage	—	2.5	5.0	5.5	V
V_{ADClN}	A/D Converter Input Voltage Range	—	0	—	V_{REF^+}	V
V_{REF^+}	A/D Converter Reference Voltage	—	—	V_{DDA}	V_{DDA}	V
I_{ADC}	A/D Converter Current Consumption	$V_{DDA} = 5.0\text{ V}$	—	1.4	1.5	mA
I_{ADC_DN}	A/D Converter Power Down Current Consumption	$V_{DDA} = 5.0\text{ V}$	—	—	0.1	μA
f_{ADC}	A/D Converter Clock Frequency	—	0.7	—	32	MHz
f_s	Sampling Rate	—	0.05	—	2	Msps
t_{DL}	Data Latency	—	—	12.5	—	$1/f_{ADC}$ Cycles
$t_{s&H}$	Sampling & Hold Time	—	—	3.5	—	$1/f_{ADC}$ Cycles
$t_{ADCCONV}$	A/D Converter Conversion Time	$ADST[7:0] = 2$	—	16	—	$1/f_{ADC}$ Cycles
R_I	Input Sampling Switch Resistance	—	—	—	1	kΩ
C_I	Input Sampling Capacitance	No pin/pad capacitance included	—	4	—	pF
t_{SU}	Startup Time	—	—	—	1	μs
N	Resolution	—	—	12	—	bits
INL	Integral Non-linearity Error	$f_s = 1.875\text{ Msps}$, $V_{DDA} = 5.0\text{ V}$	—	±2	±5	LSB
DNL	Differential Non-linearity Error	$f_s = 1.875\text{ Msps}$, $V_{DDA} = 5.0\text{ V}$	—	±1	—	LSB
E_O	Offset Error	—	—	—	±10	LSB
E_G	Gain Error	—	—	—	±10	LSB

Note: 1. Data based on characterization results only, not tested in production.

2. The figure below shows the equivalent circuit of the A/D Converter Sample-and-Hold input stage where C_I is the storage capacitor, R_I is the resistance of the sampling switch and R_S is the output impedance of the signal source V_S . Normally the sampling phase duration is approximately, $3.5/f_{ADC}$. The capacitance, C_I , must be charged within this time frame and it must be ensured that the voltage at its terminals becomes sufficiently close to V_S for accuracy. To guarantee this, R_S is not allowed to have an arbitrarily large value.




Figure 12. ADC Sampling Network Model

The worst case occurs when the extremities of the input range (0 V and V_{REF}) are sampled consecutively. In this situation a sampling error below 1/4 LSB is ensured by using the following equation:

$$R_S < \frac{3.5}{f_{ADC} C_I \ln(2^{N+2})} - R_I$$

Where f_{ADC} is the ADC clock frequency and N is the ADC resolution (N = 12 in this case). A safe margin should be considered due to the pin/pad parasitic capacitances, which are not accounted for in this simple model.

If, in a system where the A/D Converter is used, there are no rail-to-rail input voltage variations between consecutive sampling phases, R_S may be larger than the value indicated by the equation above.

Internal Reference Voltage Characteristics

Table 22. Internal Reference Voltage Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Unit
V_{DDA}	Operating Voltage	—		2.8	—	5.5	V
V_{REF}	Internal Reference Voltage after Factory Trimming @ $T_A = 25^\circ\text{C}$	$V_{DDA} \geq 2.8\text{ V}$	$V_{REFSEL[1:0]} = 00$	2.47	2.5	2.53	V
		$V_{DDA} \geq 3.3\text{ V}$	$V_{REFSEL[1:0]} = 01$	2.97	3.0	3.03	
		$V_{DDA} \geq 4.3\text{ V}$	$V_{REFSEL[1:0]} = 10$	3.96	4.0	4.04	
		$V_{DDA} \geq 4.8\text{ V}$	$V_{REFSEL[1:0]} = 11$	4.45	4.5	4.54	
ACC_{VREF}	Reference Voltage Accuracy after Trimming	$V_{DDA} = 2.8\text{ V} \sim 5.5\text{ V}$, $V_{REF} = 2.5\text{ V}$, $T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$		-3.0	—	2.5	%
		$V_{DDA} = 2.8\text{ V} \sim 5.5\text{ V}$, $V_{REF} = 2.5\text{ V}$, $T_A = -40^\circ\text{C} \sim 105^\circ\text{C}$		-4.5	—	2.5	
t_{STABLE}	Reference Voltage Stable Time	—		—	—	100	ms
t_{SREFV}	ADC Sampling Time when Reading Reference Voltage	—		10	—	—	μs
I_{DD}	Operating Current	—		—	50	70	μA
I_{DDPWD}	Power Down Current	—		—	—	0.01	μA

Note: 1. Data based on characterization results only, not tested in production.

2. The trimming bits of the internal reference voltage are 7-bit resolution.

Comparator Characteristics

Table 23. Comparator Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DDA}	Operating Voltage	Comparator mode	2.5	—	5.5	V
V_{IN}	Input Common Mode Voltage Range	CP or CN	V_{SSA}	—	V_{DDA}	V
V_{IOS}	Input Offset Voltage ⁽¹⁾	$T_A = 25^\circ\text{C}$	-5	—	5	mV
V_{HYS}	Input Hysteresis $V_{DDA} = 5.0\text{ V}$	No hysteresis, CMPHM [1:0] = 00	—	0	—	mV
		Low hysteresis, CMPHM [1:0] = 01	—	50	—	mV
		Middle hysteresis, CMPHM [1:0] = 10	—	100	—	mV
		High hysteresis, CMPHM [1:0] = 11	—	150	—	mV

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Unit
t_{RT}	Response Time Input Overdrive = ± 100 mV	High Speed Mode	$V_{DDA} \geq 3.6$ V	—	50	100	ns
			$V_{DDA} < 3.6$ V	—	100	250	
	Low Speed Mode			—	2	5	μs
I_{CMP}	Current Consumption $V_{DDA} = 5.0$ V	High Speed Mode		—	100	—	μA
		Low Speed Mode		—	15	—	μA
t_{CMPST}	Comparator Startup Time	Comparator enabled to output valid		—	—	50	μs
I_{CMP_DN}	Comparator Power Down Supply Current	$CMPEN = 0$ $CVREN = 0$ $CVROE = 0$		—	—	0.1	μA

Comparator Voltage Reference (CVR)

V_{CVR}	Output Voltage Range	—	V_{SSA}	—	V_{DDA}	V
N_{Bits}	CVR Scaler Resolution	—	—	8	—	bits
t_{CVRST}	Setting Time	$V_{DDA} = 5$ V, $CVROE = 1$, $C_{LOAD} \leq 100$ pF, $R_{LOAD} \geq 50$ kΩ, CVR Scaler Setting Time from CVRVAL = "00000000" to "11111111"	—	—	250	μs
I_{CVR}	Current Consumption $V_{DDA} = 5.0$ V	CVREN = 1, CVROE = 0	—	100	—	μA
		CVREN = 1, CVROE = 1	—	125	150	μA

Note: Data based on characterization results only, not tested in production.

GPTM / MCTM / PWM Characteristics

Table 24. GPTM / MCTM / PWM Characteristics

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Unit
f_{TM}	Timer Clock Source for GPTM, MCTM, PWM	—	—	—	—	f_{PCLK}	MHz
t_{RES}	Timer Resolution Time	—	—	1	—	—	$1/f_{TM}$
f_{EXT}	External Signal Frequency on Channel 0 ~ 3	—	—	—	—	1/2	f_{TM}
RES	Timer Resolution	—	—	—	—	16	bits

I²C Characteristics

Table 25. I²C Characteristics

Symbol	Parameter	Standard Mode		Fast Mode		Fast Plus Mode		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f_{SCL}	SCL Clock Frequency	—	100	—	400	—	1000	kHz
$t_{SCL(H)}$	SCL Clock High Time	4.5	—	1.125	—	0.45	—	μs
$t_{SCL(L)}$	SCL Clock Low Time	4.5	—	1.125	—	0.45	—	μs
t_{FALL}	SCL and SDA Fall Time	—	1.3	—	0.34	—	0.135	μs
t_{RISE}	SCL and SDA Rise Time	—	1.3	—	0.34	—	0.135	μs
$t_{SU(SDA)}$	SDA Data Setup Time	500	—	125	—	50	—	ns
$t_{H(SDA)}$	SDA Data Hold Time ⁽⁵⁾	0	—	0	—	0	—	ns
	SDA Data Hold Time ⁽⁶⁾	—	1.6	—	0.475	—	0.25	μs
$t_{VD(SDA)}$	SDA Data Valid Time	—	1.6	—	0.475	—	0.25	μs
$t_{SU(STA)}$	START Condition Setup Time	500	—	125	—	50	—	ns

Symbol	Parameter	Standard Mode		Fast Mode		Fast Plus Mode		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_{H(STA)}$	START Condition Hold Time	0	—	0	—	0	—	ns
$t_{SU(STO)}$	STOP Condition Setup Time	500	—	125	—	50	—	ns

Note: 1. Data based on design, not tested in production.

2. To achieve 100 kHz standard mode, the peripheral clock frequency must be higher than 2 MHz.
3. To achieve 400 kHz fast mode, the peripheral clock frequency must be higher than 8 MHz.
4. To achieve 1 MHz fast plus mode, the peripheral clock frequency must be higher than 20 MHz.
5. The above characteristic parameters of the I²C bus timing are based on: COMBFILTEREN = 0 and SEQFILTER = 00.
6. The above characteristic parameters of the I²C bus timing are based on: COMBFILTEREN = 1 and SEQFILTER = 00.




Figure 13. I²C Timing Diagram

SPI Characteristics

Table 26. SPI Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
SPI Master Mode						
f_{SCK}	SPI Master Output SCK Clock Frequency	Master mode SPI peripheral clock frequency f_{PCLK}	—	—	$f_{PCLK}/2$	MHz
$t_{SCK(H)}$ $t_{SCK(L)}$	SCK Clock High and Low Time	—	$t_{SCK}/2 - 2$	—	$t_{SCK}/2 + 1$	ns
$t_{V(MO)}$	Data Output Valid Time	—	—	—	5	ns
$t_{H(MO)}$	Data Output Hold Time	—	2	—	—	ns
$t_{SU(MI)}$	Data Input Setup Time	—	5	—	—	ns
$t_{H(MI)}$	Data Input Hold Time	—	5	—	—	ns
SPI Slave Mode						
f_{SCK}	SPI Slave Input SCK Clock Frequency	Slave mode SPI peripheral clock frequency f_{PCLK}	—	—	$f_{PCLK}/3$	MHz
$Duty_{SCK}$	SPI Slave Input SCK Clock Duty Cycle	—	30	—	70	%
$t_{SU(SEL)}$	SEL Enable Setup Time	—	$3 t_{PCLK}$	—	—	ns
$t_{H(SEL)}$	SEL Enable Hold Time	—	$2 t_{PCLK}$	—	—	ns
$t_{A(SO)}$	Data Output Access Time	—	—	—	$3 t_{PCLK}$	ns

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$t_{DIS(SO)}$	Data Output Disable Time	—	—	—	10	ns
$t_{V(SO)}$	Data Output Valid Time	—	—	—	25	ns
$t_{H(SO)}$	Data Output Hold Time	—	15	—	—	ns
$t_{SU(SI)}$	Data Input Setup Time	—	5	—	—	ns
$t_{H(SI)}$	Data Input Hold Time	—	4	—	—	ns

Note: 1. f_{SCK} is SPI output/input clock frequency and $t_{SCK} = 1/f_{SCK}$.

2. f_{PCLK} is SPI peripheral clock frequency and $t_{PCLK} = 1/f_{PCLK}$.




Figure 14. SPI Timing Diagram – SPI Master Mode




Figure 15. SPI Timing Diagram – SPI Slave Mode with CPHA = 1


6 Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the [Holtek website](#) for the latest version of the [Package/Carton Information](#).

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information


SAW Type 32-pin QFN (4mm × 4mm × 0.75mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.028	0.030	0.031
A1	0.000	0.001	0.002
A3		0.008 REF	
b	0.006	0.008	0.010
D		0.157 BSC	
E		0.157 BSC	
e		0.016 BSC	
D2	0.100	—	0.108
E2	0.100	—	0.108
L	0.014	0.016	0.018
K	0.008	—	—

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3		0.203 REF	
b	0.15	0.20	0.25
D		4.00 BSC	
E		4.00 BSC	
e		0.40 BSC	
D2	2.55	—	2.75
E2	2.55	—	2.75
L	0.35	0.40	0.45
K	0.20	—	—


SAW Type 46-pin QFN (6.5mm × 4.5mm × 0.75mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.028	0.030	0.031
A1	0.000	0.001	0.002
A3		0.008 REF	
b	0.006	0.008	0.010
D		0.256 BSC	
E		0.177 BSC	
e		0.016 BSC	
D2	0.197	—	0.205
E2	0.118	—	0.126
L	0.014	0.016	0.018
K	0.008	—	—

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3		0.203 REF	
b	0.15	0.20	0.25
D		6.50 BSC	
E		4.50 BSC	
e		0.40 BSC	
D2	5.00	—	5.20
E2	3.00	—	3.20
L	0.35	0.40	0.45
K	0.20	—	—


48-pin LQFP (7mm × 7mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A		0.354 BSC	
B		0.276 BSC	
C		0.354 BSC	
D		0.276 BSC	
E		0.020 BSC	
F	0.007	0.009	0.011
G	0.053	0.055	0.057
H	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A		9.00 BSC	
B		7.00 BSC	
C		9.00 BSC	
D		7.00 BSC	
E		0.50 BSC	
F	0.17	0.22	0.27
G	1.35	1.40	1.45
H	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
α	0°	—	7°

64-pin LQFP (7mm × 7mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A		0.354 BSC	
B		0.276 BSC	
C		0.354 BSC	
D		0.276 BSC	
E		0.016 BSC	
F	0.005	0.007	0.009
G	0.053	0.055	0.057
H	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A		9.00 BSC	
B		7.00 BSC	
C		9.00 BSC	
D		7.00 BSC	
E		0.40 BSC	
F	0.13	0.18	0.23
G	1.35	1.40	1.45
H	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
α	0°	—	7°

Copyright© 2024 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any third-party's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.