



HT32F50020/HT32F50030

Datasheet

**32-Bit Arm® Cortex®-M0+ 5V Microcontroller,
up to 32 KB Flash and 2 KB SRAM with 500 ksps ADC,
UART, SPI, I²C, SCTM, BFTM, LEDC, RTC and WDT**

Revision: V1.10 Date: April 21, 2023

www.holtek.com

Table of Contents

1 General Description.....	6
2 Features.....	7
Core	7
On-Chip Memory	7
Flash Memory Controller – FMC.....	7
Reset Control Unit – RSTCU	7
Clock Control Unit – CKCU.....	8
Power Management Control Unit – PWRCU	8
External Interrupt/Event Controller – EXTI	8
Analog to Digital Converter – ADC	8
I/O Ports – GPIO.....	9
Single-Channel Timer – SCTM	9
Basic Function Timer – BFTM	9
Watchdog Timer – WDT.....	10
Real-Time Clock – RTC	10
Inter-integrated Circuit – I ² C	10
Serial Peripheral Interface – SPI	10
Universal Asynchronous Receiver Transmitter – UART	11
LED Controller – LEDC.....	11
Debug Support.....	11
Package and Operation Temperature	11
3 Overview.....	12
Device Information	12
Block Diagram	13
Memory Map	14
Clock Structure	16
4 Pin Assignment.....	17
5 Electrical Characteristics.....	27
Absolute Maximum Ratings	27
Recommended DC Operating Conditions	27
On-Chip LDO Voltage Regulator Characteristics.....	27
Power Consumption	28
Reset and Supply Monitor Characteristics.....	28
External Clock Characteristics.....	29
Internal Clock Characteristics	30

Memory Characteristics	31
I/O Port Characteristics	31
ADC Characteristics	32
Internal Reference Voltage Characteristics	33
SCTM Characteristics	34
I ² C Characteristics	34
SPI Characteristics	35
6 Package Information	37
24-pin SSOP (150mil) Outline Dimensions	38
28-pin SSOP (150mil) Outline Dimensions	39
SAW Type 24-pin QFN (3mm×3mm×0.55mm) Outline Dimensions	40
SAW Type 32-pin QFN (4mm×4mm×0.75mm) Outline Dimensions	41
SAW Type 46-pin QFN (6.5mm×4.5mm×0.75mm) Outline Dimensions	42
48-pin LQFP (7mm×7mm) Outline Dimensions	43

List of Tables

Table 1. Features and Peripheral List	12
Table 2. Register Map	15
Table 3. Pin Assignment	23
Table 4. Pin Description	25
Table 5. Absolute Maximum Ratings.....	27
Table 6. Recommended DC Operating Conditions.....	27
Table 7. LDO Characteristics	27
Table 8. Power Consumption Characteristics	28
Table 9. V _{DD} Power Reset Characteristics	28
Table 10. LVD / BOD Characteristics	29
Table 11. High Speed External Clock (HSE) Characteristics	29
Table 12. Low Speed External Clock (LSE) Characteristics	30
Table 13. High Speed Internal Clock (HSI) Characteristics	30
Table 14. Low Speed Internal Clock (LSI) Characteristics.....	31
Table 15. Flash Memory Characteristics.....	31
Table 16. I/O Port Characteristics	31
Table 17. ADC Characteristics	32
Table 18. Internal Reference Voltage Characteristics	33
Table 19. SCTM Characteristics	34
Table 20. I ² C Characteristics.....	34
Table 21. SPI Characteristics.....	35

List of Figures

Figure 1. Block Diagram	13
Figure 2. Memory Map.....	14
Figure 3. Clock Structure	16
Figure 4. 24-pin SSOP Pin Assignment.....	17
Figure 5. 28-pin SSOP Pin Assignment.....	18
Figure 6. 24-pin QFN Pin Assignment	19
Figure 7. 32-pin QFN Pin Assignment	20
Figure 8. 46-pin QFN Pin Assignment	21
Figure 9. 48-pin LQFP Pin Assignment.....	22
Figure 10. ADC Sampling Network Model	33
Figure 11. I ² C Timing Diagram.....	35
Figure 12. SPI Timing Diagram – SPI Master Mode	36
Figure 13. SPI Timing Diagram – SPI Slave Mode with CPHA = 1.....	36

1 General Description

The Holtek HT32F50020/HT32F50030 devices are high performance, low power consumption 32-bit microcontrollers based around an Arm® Cortex®-M0+ processor core. The Cortex®-M0+ is a next-generation processor core which is tightly coupled with Nested Vectored Interrupt Controller (NVIC), SysTick timer and including advanced debug support.

The devices operate at a frequency of up to 16 MHz to obtain maximum efficiency. It provides up to 32 KB of embedded Flash memory for code/data storage and 2 KB of embedded SRAM memory for system operation and application program usage. A variety of peripherals, such as ADC, I²C, UART, SPI, SSTM, BFTM, LEDC, RTC, WDT and SW-DP (Serial Wire Debug Port), etc., are also implemented in the devices. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features ensure that the devices are suitable for use in a wide range of applications, especially in areas such as white goods application controllers, power monitors, alarm systems, consumer products, handheld equipment, data logging applications, motor control and so on.

arm CORTEX

2 Features

Core

- 32-bit Arm® Cortex®-M0+ processor core
- Up to 16 MHz operating frequency
- Single-cycle multiplication
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M0+ processor is a very low gate count, highly energy efficient processor that is intended for microcontroller and deeply embedded applications that require an area optimized, low-power processor. The processor is based on the ARMv6-M architecture and supports Thumb® instruction sets, single-cycle I/O ports, hardware multiplier and low latency interrupt respond time.

On-Chip Memory

- Up to 32 KB on-chip Flash memory for instruction/data and options storage
- 2 KB on-chip SRAM
- Supports multiple boot modes

The Arm® Cortex®-M0+ processor access and debug access share the single external interface to external AHB peripherals. The processor accesses take priority over debug accesses. The maximum address range of the Cortex®-M0+ is 4 GB since it has a 32-bit bus address width. Additionally, a pre-defined memory map is provided by the Cortex®-M0+ processor to reduce the software complexity of repeated implementation by different device vendors. However, some regions are used by the Arm® Cortex®-M0+ system peripherals. Refer to the Arm® Cortex®-M0+ Technical Reference Manual for more information. Figure 2 in the Overview chapter shows the memory map of the HT32F50020/HT32F50030 series devices, including code, SRAM, peripheral and other pre-defined regions.

Flash Memory Controller – FMC

- 32-bit word programming with In System Programming Interface (ISP) and In Application Programming (IAP)
- Flash protection capability to prevent illegal access

The Flash Memory Controller, FMC, provides all the necessary functions for the embedded on-chip Flash Memory. The word programming/page erase functions are also provided.

Reset Control Unit – RSTCU

- Supply supervisor
 - Power On Reset / Power Down Reset – POR / PDR
 - Brown-out Detector – BOD
 - Programmable Low Voltage Detector – LVD

The Reset Control Unit, RSTCU, has three kinds of reset, a power on reset, a system reset and an APB unit reset. The power on reset, known as a cold reset, resets the full system during power up. A system reset resets the processor core and peripheral IP components with the exception of the SW-DP controller. The resets can be triggered by external signals, internal events and the reset generators.

Clock Control Unit – CKCU

- External 4 to 16 MHz crystal oscillator
- External 32.768 kHz crystal oscillator
- Internal 16 MHz RC oscillator trimmed to $\pm 1\%$ accuracy at 25 °C operating temperature
- Internal 32 kHz RC oscillator
- Independent clock divider and gating bits for peripheral clock sources

The Clock Control Unit, CKCU, provides a range of oscillator and clock functions. These include a High Speed Internal RC oscillator (HSI), a High Speed External crystal oscillator (HSE), a Low Speed Internal RC oscillator (LSI), a Low Speed External crystal oscillator (LSE), an HSE clock monitor, clock pre-scalers, clock multiplexers, APB clock divider and gating circuitry. The AHB, APB and Cortex®-M0+ clocks are derived from the system clock (CK_SYS) which can come from the HSI, HSE, LSI or LSE. The Watchdog Timer and Real-Time Clock (RTC) use either the LSI or LSE as their clock source.

Power Management Control Unit – PWRCU

- Single V_{DD} power supply: 2.5 V ~ 5.5 V
- Integrated 1.5 V LDO regulator for MCU core, peripherals and memories power supply
- Two power domains: V_{DD} and V_{CORE} power domains
- Three power saving modes: Sleep, Deep-Sleep1, Deep-Sleep2

Power consumption can be regarded as one of the most important issues for many embedded system applications. Accordingly the Power Control Unit, PWRCU, in the device provides many types of power saving modes such as Sleep, Deep-Sleep1 and Deep-Sleep2 mode. These operating modes reduce the power consumption and allow the application to achieve the best trade-off between the conflicting demands of CPU operating time, speed and power consumption.

External Interrupt/Event Controller – EXTI

- Up to 8 EXTI lines with configurable trigger source and type
- All GPIO pins can be selected as EXTI trigger source
- Source trigger type includes high level, low level, negative edge, positive edge or both edges
- Individual interrupt enable, wakeup enable and status bits for each EXTI line
- Software interrupt trigger mode for each EXTI line
- Integrated deglitch filter for short pulse blocking

The External Interrupt/Event Controller, EXTI, comprises 8 edge detectors which can generate a wake-up event or interrupt requests independently. Each EXTI line can also be masked independently.

Analog to Digital Converter – ADC

- 12-bit SAR ADC engine
- Up to 500 ksps conversion rate
- Up to 12 external analog input channels

A 12-bit multi-channel Analog to Digital Converter is integrated in the device. There are multiplexed channels, which include up to 12 external analog signal channels and 2 internal channels which can be measured. There are two conversion modes to convert an analog signal to digital data. The A/D conversion can be operated in one shot and continuous conversion mode.

The internal voltage reference generator (VREF) which can provide a stable ADC reference positive voltage (ADCREFP) and the Band gap of VREF is internally connected to the ADC internal input channel. The precise voltage of the V_{REF} is individually measured for each part by Holtek during production test.

I/O Ports – GPIO

- Up to 42 GPIOs
- Port A, B, C, F are mapped as 8-line EXTI interrupts
- Almost all I/O pins have configurable output driving current

There are up to 42 General Purpose I/O pins, GPIO, named PA0 ~ PA15, PB0 ~ PB15, PC0 ~ PC7, PF0 ~ PF1, for the implementation of logic input/output functions. Each of the GPIO ports has a series of related control and configuration registers to maximize flexibility and to meet the requirements of a wide range of applications.

The GPIO ports are pin-shared with other alternative functions to obtain maximum functional flexibility on the package pins. The GPIO pins can be used as alternative functional pins by configuring the corresponding registers regardless of the input or output pins. The external interrupts on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit, EXTI.

Single-Channel Timer – SCTM

- 16-bit auto-reload up-counter
- One channel for each timer
- 8-bit programmable prescaler that allows division of the prescaler clock source by any factor between 1 and 256 to generate the counter clock frequency
- One input Capture function
- Two compare Match Output
- PWM waveform generation with Edge-aligned counting Mode
- Single Pulse Mode Output

The Single Channel Timer Module, SCTM, consists of one 16-bit up-counter, one 16-bit Capture/Compare Register (CCR), one 16-bit Counter Reload Register (CRR) and several control/status registers. It can be used for a variety of purposes including general timer, input signal pulse width measurement or output waveform generation such as PWM outputs.

Basic Function Timer – BFTM

- 16-bit compare match up-counter – no I/O control
- One shot mode – counter stops counting when compare match occurs
- Repetitive mode – counter restarts when compare match occurs

The Basic Function Timer Module, BFTM, is a simple 16-bit up-counting counter designed to measure time intervals and generate one shots or generate repetitive interrupts. The BFTM can operate in two functional modes, repetitive and one shot modes. In the repetitive mode, the counter will restart at each compare match event. The BFTM also supports a one shot mode which will force the counter to stop counting when a compare match event occurs.

Watchdog Timer – WDT

- 12-bit down-counter with 3-bit prescaler
- Provides reset to the system
- Programmable watchdog timer window function
- Register write protection function

The Watchdog Timer is a hardware timing circuit that can be used to detect a system lock-up due to software trapped in a deadlock. It includes a 12-bit down-counter, a prescaler, a WDT delta value register, WDT operation control circuitry and a WDT protection mechanism. If the software does not reload the counter value before a Watchdog Timer underflow occurs, a reset will be generated when the counter underflows. In addition, a reset is also generated if the software reloads the counter before it reaches a delta value. It means that the counter reload must occur when the Watchdog timer value has a value within a limited window using a specific method. The Watchdog Timer counter can be stopped when the processor is in the debug mode. The register write protection function can be enabled to prevent an unexpected change in the Watchdog Timer configuration.

Real-Time Clock – RTC

- 24-bit up-counter with a programmable prescaler
- Alarm function
- Interrupt and Wake-up event

The Real-Time Clock, RTC, circuitry includes the APB interface, a 24-bit up-counter, a control register, a prescaler, a compare register and a status register. The RTC circuits are located in the V_{CORE} power domain. The RTC counter is used as a wakeup timer to generate a system resume or interrupt signal from the MCU power saving mode.

Inter-integrated Circuit – I²C

- Supports both master and slave modes with a frequency of up to 1 MHz
- Supports 7-bit addressing mode and general call addressing
- Supports two 7-bit slave addresses

The I²C module is an internal circuit allowing communication with an external I²C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line, SDA, and a serial clock line, SCL. The I²C module provides three data transfer rates: 100 kHz in the Standard mode, 400 kHz in the Fast mode and 1 MHz in the Fast plus mode. The SCL period generation register is used to setup different kinds of duty cycle implementations for the SCL pulse.

The SDA line which is connected directly to the I²C bus is a bidirectional data line between the master and slave devices and is used for data transmission and reception.

Serial Peripheral Interface – SPI

- Supports both master and slave modes
- Frequency of up to ($f_{PCLK}/2$) MHz for the master mode and ($f_{PCLK}/3$) MHz for the slave mode
- Programmable data frame length up to 8 bits
- FIFO Depth: 4 levels

The Serial Peripheral Interface, SPI, provides an SPI protocol data transmit and receive function in both master and slave modes. The SPI interface uses 4 pins, among which are serial data input and output lines MISO and MOSI, the clock line, SCK, and the slave select line, SEL. One SPI device

acts as a master device which controls the data flow using the SEL and SCK signals to indicate the start of data communication and the data sampling rate. To receive a data byte, the streamlined data bits are latched on a specific clock edge and stored in the data register or in the RX FIFO. Data transmission is carried out in a similar way but in a reverse sequence.

Universal Asynchronous Receiver Transmitter – UART

- Asynchronous serial communication operating baud-rate clock frequency up to ($f_{PCLK}/16$) MHz
- Full duplex communication
- Fully programmable serial communication characteristics including:
 - Word length: 7, 8 or 9-bit character
 - Parity: Even, odd or no-parity bit generation and detection
 - Stop bit: 1 or 2 stop bits generation
 - Bit order: LSB-first or MSB-first transfer
- Error detection: Parity, overrun and frame error

The Universal Asynchronous Receiver Transceiver, UART, provides a flexible full duplex data exchange using asynchronous transfer. The UART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The UART peripheral function supports Line Status Interrupt. The software can detect a UART error status by reading the Line Status Register, LSR. The status includes the type and the condition of transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

LED Controller – LEDC

- Supports 8-segment digital displays up to 8
- Supports 8-segment digital displays with common anode or common cathode
- Support frame interrupt
- Three clock sources: LSI, LSE and PCLK
- The LED light on/off times can be controlled using the dead time setting

The LED controller is used to drive 8-segment digital displays. These devices can driver 8-segment digital displays up to 8. Users can flexibly configure the pin position and number of the COMs according to the digital displays in the application. In a complete frame period, the enabled COMs will be scanned from the lower to the higher. Taking an example of where four 8-segment LEDs are used and where COM0, COM5, COM6 and COM7 are enabled. Here COM0, COM5, COM6 and the COM7 will be scanned successively in this sequence within a complete frame period. The scanning time of each COM port is equal to 1/4 frame, which is subdivided into the dead time duty and the COM duty. Users can adjust the dead time duty to change the LED brightness.

Debug Support

- Serial Wire Debug Port – SW-DP
- 4 comparators for hardware breakpoint or code / literal patch
- 2 comparators for hardware watch points

Package and Operation Temperature

- 24/28-pin SSOP, 24/32/46-pin QFN and 48-pin LQFP packages
- Operation temperature range: -40 °C to 85 °C

3 Overview

Device Information

Table 1. Features and Peripheral List

Peripherals	HT32F50020	HT32F50030
Main Flash (KB)	16	31
Option Bytes Flash (KB)	1	1
SRAM (KB)	2	
Timers	SCTM	3
	BFTM	1
	WDT	1
	RTC	1
Communication	SPI	1
	UART	2
	I ² C	1
EXTI	8	
12-bit ADC	1	
Number of channels	Max.12 Channels	
GPIO	Up to 42	
LEDC	Up to 8 × 8-segment	
CPU frequency	Up to 16 MHz	
Operating voltage	2.5 V ~ 5.5 V	
Operating temperature	-40 °C ~ 85 °C	
Package	24/28-pin SSOP, 24/32/46-pin QFN and 48-pin LQFP	

Block Diagram




Figure 1. Block Diagram

Memory Map




Figure 2. Memory Map

Table 2. Register Map

Start Address	End Address	Peripheral	Bus
0x4000_0000	0x4000_0FFF	Reserved	APB
0x4000_1000	0x4000_1FFF	UART0	
0x4000_2000	0x4000_3FFF	Reserved	
0x4000_4000	0x4000_4FFF	SPI	
0x4000_5000	0x4000_FFFF	Reserved	
0x4001_0000	0x4001_0FFF	ADC	
0x4001_1000	0x4002_1FFF	Reserved	
0x4002_2000	0x4002_2FFF	AFIO	
0x4002_3000	0x4002_3FFF	Reserved	
0x4002_4000	0x4002_4FFF	EXTI	
0x4002_5000	0x4003_3FFF	Reserved	
0x4003_4000	0x4003_4FFF	SCTM0	
0x4003_5000	0x4003_5FFF	SCTM2	
0x4003_6000	0x4004_0FFF	Reserved	
0x4004_1000	0x4004_1FFF	UART1	
0x4004_2000	0x4004_7FFF	Reserved	
0x4004_8000	0x4004_8FFF	I ² C	
0x4004_9000	0x4005_9FFF	Reserved	
0x4005_A000	0x4005_AFFF	LEDC	
0x4005_B000	0x4006_7FFF	Reserved	
0x4006_8000	0x4006_8FFF	WDT	
0x4006_9000	0x4006_9FFF	Reserved	
0x4006_A000	0x4006_AFFF	RTC & PWRCU	
0x4006_B000	0x4007_3FFF	Reserved	
0x4007_4000	0x4007_4FFF	SCTM1	AHB
0x4007_5000	0x4007_5FFF	Reserved	
0x4007_6000	0x4007_6FFF	BFTM	
0x4007_7000	0x4007_FFFF	Reserved	
0x4008_0000	0x4008_1FFF	FMC	
0x4008_2000	0x4008_7FFF	Reserved	
0x4008_8000	0x4008_9FFF	CKCU & RSTCU	
0x4008_A000	0x400A_FFFF	Reserved	
0x400B_0000	0x400B_1FFF	GPIO A	
0x400B_2000	0x400B_3FFF	GPIO B	
0x400B_4000	0x400B_5FFF	GPIO C	
0x400B_6000	0x400B_7FFF	Reserved	
0x400B_8000	0x400B_9FFF	GPIO F	
0x400B_A000	0x400F_FFFF	Reserved	

Clock Structure




Figure 3. Clock Structure

4 Pin Assignment

HT32F50020/HT32F50030 24 SSOP-A		
AF0 (Default)	○	AF1
PB7	1 VDD	VDD 24 PB4
PB8	2 VDD	VDD 23 PB3
ADVREFP	3 AP	VDD 22 PB2
PA0	4 VDD	VDD 21 PB1
PA1	5 VDD	VDD 20 PB0
PA2	6 VDD	VDD 19 SWDIO PA13
PA3	7 VDD	VDD 18 SWCLK PA12
PA4	8 VDD	VDD 17 PA9_BOOT
PA5	9 VDD	VDD 16 XTALOUT PB14
CLDO	10 P15	VDD 15 XTALIN PB13
VDD	11 PVDD	VDD 14 RTCOUT PB12
VSS	12 PVDD	VDD 13 nRST

Figure 4. 24-pin SSOP Pin Assignment

HT32F50020/HT32F50030 28 SSOP-A								
AF0 (Default)								AF1 (Default)
PB7	1	VDD						VDD 28 PB4
PB8	2	VDD	PVDD	V _{DD} Digital Power Pad				VDD 27 PB3
ADVREFP	3	AP	AP	ADC Positive Reference Voltage				VDD 26 PB2
PA0	4	VDD	P15	1.5 V Power Pad				VDD 25 PB1
PA1	5	VDD	VDD	V _{DD} Digital & Analog I/O Pad				VDD 24 PB0
PA2	6	VDD	VDD	V _{DD} Digital I/O Pad				VDD 23 PA15
PA3	7	VDD	VDD	V _{DD} Domain Pad				VDD 22 PA14
PA4	8	VDD	VDD					VDD 21 SWDIO PA13
PA5	9	VDD	VDD					VDD 20 SWCLK PA12
PA6	10	VDD	VDD					VDD 19 PA9_BOOT
PA7	11	VDD	VDD					VDD 18 XTALOUT PB14
CLDO	12	P15	VDD					VDD 17 XTALIN PB13
VDD	13	PVDD	VDD					VDD 16 RTCOUT PB12
VSS	14	PVDD	VDD					VDD 15 nRST

Figure 5. 28-pin SSOP Pin Assignment

HT32F50020/HT32F50030 24 QFN-A									
AF0 (Default)							AF0 (Default)	AF1 (Default)	
	○		PB8	PB7	VSS	PB3	PB2		
	AP	VDD	VDD	PVDD	VDD	VDD	19		
PA0	1	VDD	PVDD	V _{DD} Digital Power Pad			VDD	18	PB1
PA1	2	VDD	AP	ADC Positive Reference Voltage			VDD	17	PB0
PA2	3	VDD	P15	1.5 V Power Pad			VDD	16	SWDIO
PA3	4	VDD	VDD	V _{DD} Digital & Analog I/O Pad			VDD	15	SWCLK
PA4	5	VDD	VDD	V _{DD} Digital I/O Pad			VDD	14	PA9_BOOT
PA5	6	VDD	VDD	V _{DD} Domain Pad			EP VSS	VDD	XTALOUT
		P15	PVDD	PVDD	VDD	VDD			
		7	8	9	10	11	12		
		CLDO	VDD	VSS	nRST	RTCCOUT	XtalIN	AF0 (Default)	AF1
						PB12	PB13		

4 Pin Assignment

Figure 6. 24-pin QFN Pin Assignment

HT32F50020/HT32F50030 32 QFN-A										
AF0 (Default)									AF0 (Default)	
									AF1	
PA0	1	VDD	PVDD	V _{DD} Digital Power Pad				VDD	24	PB1
PA1	2	VDD	AP	ADC Positive Reference Voltage				VDD	23	PB0
PA2	3	VDD	P15	1.5 V Power Pad				VDD	22	PA15
PA3	4	VDD	VDD	V _{DD} Digital & Analog I/O Pad				VDD	21	PA14
PA4	5	VDD	VDD	V _{DD} Digital I/O Pad				VDD	20	SWDIO PA13
PA5	6	VDD	VDD	V _{DD} Domain Pad				VDD	19	SWCLK PA12
PA6	7	VDD	PB8	EP VSS				VDD	18	PA9_BOOT
PA7	8	VDD	ADVREFP	VDD				VDD	17	XTALOUT PB14
			VSSA	P15	PVDD	VDD	VDD	VDD		
				9	10	11	12	13	16	AF0 (Default)
				C1DO	VDD	VSS	X32KIN	RTCOUT	PB12	AF1
							nRST	PB11	PB10	

Figure 7. 32-pin QFN Pin Assignment

HT32F50020/HT32F50030 46 QFN-A																	
AF0 (Default)	AF0 (Default)													AF1			
	PF1	PB2	PB3	PB4	PB5	PC1	PC2	PC3	PC4	PC5	PB6	PB7	PB8	VSSA	PA0	PF0	
46	VDD	AP	AP	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	33	32	PA1
45	VDD	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	PA2
44	PVDD	AP	1.5 V Power Pad	V _{DD} Digital & Analog I/O Pad	V _{DD} Digital I/O Pad	V _{DD} Domain Pad	EP VSS										PA3
43	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA4
42	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA5
41	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA6
40	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA7
39	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PC4
38	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PC5
37	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PC0
36	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PC1
35	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PC2
34	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PC3
33	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PC4
32	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PC5
31	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA8
30	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA9_BOOT
29	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA10
28	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA11
27	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA12
26	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA13
25	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA14
24	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA15
23	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA16
22	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA17
21	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA18
20	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA19
19	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA20
18	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA21
17	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA22
16	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA23
15	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA24
14	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA25
13	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA26
12	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA27
11	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA28
10	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA29
9	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA30
8	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA31
7	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA32
6	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA33
5	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA34
4	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA35
3	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA36
2	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA37
1	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA38
0	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	PA39

4 Pin Assignment

HT32F50020/HT32F50030 48 LQFP-A															
AF0 (Default)	AF0 (Default)													AF1	
	○		48	47	46	45	44	43	42	41	40	39	38	37	
PA0	1	VDD													VDD 36 PF1
PA1	2	VDD													VDD 35 PF0
PA2	3	VDD	PVDD	V _{DD} Power Pad											VDD 34 PB1
PA3	4	VDD	AP	ADC Positive Reference Voltage											VDD 33 PB0
PA4	5	VDD	P15	1.5 V Power Pad											VDD 32 PA15
PA5	6	VDD	VDD	V _{DD} Digital & Analog I/O Pad											VDD 31 PA14
PA6	7	VDD	VDD	V _{DD} Digital I/O Pad											VDD 30 SWDIO PA13
PA7	8	VDD	VDD	V _{DD} Domain Pad											VDD 29 SWCLK PA12
PC4	9	VDD													VDD 28 PA11
PC5	10	VDD													VDD 27 PA10
PC6	11	VDD													VDD 26 PA9_BOOT
PC7	12	VDD													VDD 25 PA8
		P15	PVDD	PVDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD		
		13	14	15	16	17	18	19	20	21	22	23	24		
		CLDO	VDD	VSS	nRST	PB9	X32KIN	RTCOUT	X32KOUT	X32KIN	XTALIN	PB13	PB12	AF0 (Default)	AF1

Figure 9. 48-pin LQFP Pin Assignment

Table 3. Pin Assignment

Packages							Alternate Function Mapping								
							AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	
48 LQFP	46 QFN	32 QFN	28 SSOP	24 SSOP	24 QFN	System Default	System Other	ADC	LEDC	SCTM	SPI	UART	I ² C		
1	46	1	4	4	1	PA0	VBG	ADC_IN2	LED_SEG0	SCTM1_CH0	SPI_SCK			I ² C_SCL	
2	1	2	5	5	2	PA1		ADC_IN3	LED_SEG1	SCTM1_CH1	SPI_MOSI			I ² C_SDA	
3	2	3	6	6	3	PA2		ADC_IN4	LED_SEG2		SPI_MISO	UR0_TX			
4	3	4	7	7	4	PA3		ADC_IN5	LED_SEG3		SPI_SEL	UR0_RX			
5	4	5	8	8	5	PA4		ADC_IN6	LED_SEG4		SPI_SCK	UR1_TX	I ² C_SCL		
6	5	6	9	9	6	PA5		ADC_IN7	LED_SEG5		SPI_MOSI	UR1_RX	I ² C_SDA		
7	6	7	10			PA6		ADC_IN8	LED_SEG6		SPI_MISO				
8	7	8	11			PA7		ADC_IN9	LED_SEG7		SPI_SEL				
9	8					PC4		ADC_IN10	LED_COM4	SCTM2_CH0		UR1_TX			
10	9					PC5		ADC_IN11	LED_COM5	SCTM2_CH1		UR1_RX			
11						PC6			LED_COM6			UR0_TX	I ² C_SCL		
12						PC7			LED_COM7			UR0_RX	I ² C_SDA		
13	10	9	12	10	7	CLDO									
14	11	10	13	11	8	VDD									
15	12, EP*	11, EP*	14	12	9, 21, EP*	VSS									
16	13	12	15	13	10	nRST									
17	14					PB9	PB9 / WAKEUP1			SCTM0_CH0					
18	15	13				X32KIN	PB10		LED_SEG4	SCTM1_CH1	SPI_SEL	UR1_TX			
19	16	14				X32KOUT	PB11		LED_SEG5	SCTM1_CH0	SPI_SCK	UR1_RX			
20	17	15	16	14	11	RTCOUT	PB12 / WAKEUP0			SCTM0_CH1	SPI_MISO				
21	18	16	17	15	12	XTALIN	PB13		LED_SEG6	SCTM2_CH0		UR0_TX	I ² C_SCL		
22	19	17	18	16	13	XTALOUT	PB14		LED_SEG7	SCTM2_CH1		UR0_RX	I ² C_SDA		
23	20					PB15					SPI_SEL		I ² C_SCL		
24	21					PC0				LED_COM0	SCTM1_CH1	SPI_SCK		I ² C_SDA	
25	22					PA8				LED_COM1	SCTM2_CH1		UR0_TX		

Packages							Alternate Function Mapping							
							AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
48 LQFP	46 QFN	32 QFN	28 SSOP	24 SSOP	24 QFN	System Default	System Other	ADC	LEDC	SCTM	SPI	UART	I ² C	
26	23	18	19	17	14	PA9 BOOT	CKOUT			SCTM1 CH0	SPI MOSI			
27	24					PA10			LED COM2	SCTM0 CH0	SPI MOSI	UR0 RX		
28	25					PA11			LED COM3	SCTM0 CH1	SPI MISO			
29	26	19	20	18	15	SWCLK	PA12							
30	27	20	21	19	16	SWDIO	PA13							
31	28	21	22			PA14			LED COM0		SPI SEL	UR1 TX	I ² C SCL	
32	29	22	23			PA15			LED COM1	SCTM2 CH0	SPI SCK	UR1 RX	I ² C SDA	
33	30	23	24	20	17	PB0			LED SEG0	SCTM2 CH0	SPI MOSI	UR0 TX	I ² C SCL	
34	31	24	25	21	18	PB1			LED SEG1	SCTM2 CH1	SPI MISO	UR0 RX	I ² C SDA	
35	32					PF0				SCTM1 CH0		UR0 TX	I ² C SCL	
36	33					PF1				SCTM1 CH1		UR0 RX	I ² C SDA	
37	34	25	26	22	19	PB2			LED SEG2	SCTM0 CH1	SPI SEL	UR1 TX		
38	35	26	27	23	20	PB3			LED SEG3	SCTM0 CH0	SPI SCK	UR1 RX		
39	36	27	28	24		PB4			LED COM2		SPI MOSI	UR1 TX		
40	37	28				PB5			LED COM3		SPI MISO	UR1 RX		
41	38					PC1			LED COM4		SPI SEL	UR1 TX		
42	39					PC2			LED COM5		SPI SCK			
43	40					PC3			LED COM6		SPI MOSI	UR1 RX	I ² C SCL	
44	41					PB6			LED COM7		SPI MISO		I ² C SDA	
45	42	29	1	1	22	PB7		ADC IN0	LED SEG4	SCTM0 CH0	SPI MISO	UR0 TX	I ² C SCL	
46	43	30	2	2	23	PB8		ADC IN1	LED SEG5	SCTM0 CH1	SPI SEL	UR0 RX	I ² C SDA	
47	44	31	3	3	24	ADVREFP								
48	45	32				VSSA								

Note: The EP is meant the exposed pad of the QFN package.

Table 4. Pin Description

Pin Number						Pin Name	Type ⁽¹⁾	I/O Structure ⁽²⁾	Output Driving	Description
48 LQFP	46 QFN	32 QFN	28 SSOP	24 SSOP	24 QFN					Default Function (AF0)
1	46	1	4	4	1	PA0	AI/O	5V	4/8/12/16 mA	PA0
2	1	2	5	5	2	PA1	AI/O	5V	4/8/12/16 mA	PA1
3	2	3	6	6	3	PA2	AI/O	5V	4/8/12/16 mA	PA2
4	3	4	7	7	4	PA3	AI/O	5V	4/8/12/16 mA	PA3
5	4	5	8	8	5	PA4	AI/O	5V	4/8/12/16 mA	PA4, this pin provides a UART_TX function in the Boot loader mode
6	5	6	9	9	6	PA5	AI/O	5V	4/8/12/16 mA	PA5, this pin provides a UART_RX function in the Boot loader mode
7	6	7	10			PA6	AI/O	5V	4/8/12/16 mA	PA6
8	7	8	11			PA7	AI/O	5V	4/8/12/16 mA	PA7
9	8					PC4	AI/O	5V	4/8/12/16 mA	PC4
10	9					PC5	AI/O	5V	4/8/12/16 mA	PC5
11						PC6	AI/O	—	—	PC6
12						PC7	AI/O	—	—	PC7
13	10	9	12	10	7	CLDO	P	—	—	Core power LDO output It must be connected a 2.2 µF capacitor as close as possible between this pin and VSS
14	11	10	13	11	8	VDD	P	—	—	Voltage for digital I/O
15	12, EP	11, EP	14	12	9, 21, EP	VSS	P	—	—	Ground reference for digital I/O
16	13	12	15	13	10	nRST ⁽³⁾	I	5V_PU	—	External reset
17	14					PB9 ⁽³⁾	I/O (V _{DD})	5V	4/8/12/16 mA	PB9
18	15	13				PB10 ⁽³⁾	AI/O (V _{DD})	5V	4/8/12/16 mA	X32KIN
19	16	14				PB11 ⁽³⁾	AI/O (V _{DD})	5V	4/8/12/16 mA	X32KOUT
20	17	15	16	14	11	PB12 ⁽³⁾	I/O (V _{DD})	5V	4/8/12/16 mA	RTCOUT
21	18	16	17	15	12	PB13	AI/O	5V	4/8/12/16 mA	XTALIN
22	19	17	18	16	13	PB14	AI/O	5V	4/8/12/16 mA	XTALOUT
23	20					PB15	I/O	5V	4/8/12/16 mA	PB15
24	21					PC0	I/O (V _{DD})	5V	4/8/12/16 mA	PC0
25	22					PA8	I/O (V _{DD})	5V	4/8/12/16 mA	PA8
26	23	18	19	17	14	PA9	I/O (V _{DD})	5V_PU	4/8/12/16 mA	PA9_BOOT
27	24					PA10	I/O (V _{DD})	5V	4/8/12/16 mA	PA10
28	25					PA11	I/O (V _{DD})	5V	4/8/12/16 mA	PA11

Pin Number							Pin Name	Type ⁽¹⁾	I/O Structure ⁽²⁾	Output Driving	Description
48 LQFP	46 QFN	32 QFN	28 SSOP	24 SSOP	24 QFN	Default Function (AF0)					
29	26	19	20	18	15	PA12	I/O (V _{DD})	5V_PU	4/8/12/16 mA	SWCLK	
30	27	20	21	19	16	PA13	I/O (V _{DD})	5V_PU	4/8/12/16 mA	SWDIO	
31	28	21	22			PA14	I/O (V _{DD})	5V	4/8/12/16 mA	PA14	
32	29	22	23			PA15	I/O (V _{DD})	5V	4/8/12/16 mA	PA15	
33	30	23	24	20	17	PB0	I/O (V _{DD})	5V	4/8/12/16 mA	PB0	
34	31	24	25	21	18	PB1	I/O (V _{DD})	5V	4/8/12/16 mA	PB1	
35	32					PF0	I/O (V _{DD})	5V	4/8/12/16 mA	PF0	
36	33					PF1	I/O (V _{DD})	5V	4/8/12/16 mA	PF1	
37	34	25	26	22	19	PB2	I/O	5V	4/8/12/16 mA	PB2	
38	35	26	27	23	20	PB3	I/O	5V	4/8/12/16 mA	PB3	
39	36	27	28	24		PB4	I/O	5V	4/8/12/16 mA	PB4	
40	37	28				PB5	I/O	5V	4/8/12/16 mA	PB5	
41	38					PC1	I/O	5V	4/8/12/16 mA	PC1	
42	39					PC2	I/O	5V	4/8/12/16 mA	PC2	
43	40					PC3	I/O	5V	4/8/12/16 mA	PC3	
44	41					PB6	I/O	5V	4/8/12/16 mA	PB6	
45	42	29	1	1	22	PB7	AI/O	5V	4/8/12/16 mA	PB7	
46	43	30	2	2	23	PB8	AI/O	5V	4/8/12/16 mA	PB8	
47	44	31	3	3	24	ADVREFP	P	—	—	Positive reference voltage for the ADC	
48	45	32				VSSA	P	—	—	Ground reference for the ADC	

Note: 1. I = input, O = output, A = Analog port, P = Power Supply, V_{DD} = V_{DD} Power, EP = Exposed Pad.

2. 5V = 5 V operation I/O type, PU = Pull-up.

3. These pins are located at the V_{DD} power domain.

5 Electrical Characteristics

Absolute Maximum Ratings

The following table shows the absolute maximum ratings of the device. These are stress ratings only. Stresses beyond absolute maximum ratings may cause permanent damage to the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 5. Absolute Maximum Ratings

Symbol	Parameter	Min.	Max.	Unit
V_{DD}	External Main Supply Voltage	$V_{SS} - 0.3$	$V_{SS} + 5.5$	V
V_{DDA}	External Analog Supply Voltage	$V_{SSA} - 0.3$	$V_{SSA} + 5.5$	V
V_{IN}	Input Voltage on I/O	$V_{SS} - 0.3$	$V_{DD} + 0.3$	V
T_A	Ambient Operating Temperature Range	-40	85	°C
T_{STG}	Storage Temperature Range	-60	150	°C
T_J	Maximum Junction Temperature	—	125	°C
P_D	Total Power Dissipation	—	500	mW
V_{ESD}	Electrostatic Discharge Voltage – Human Body Mode	-4000	4000	V

Recommended DC Operating Conditions

Table 6. Recommended DC Operating Conditions

$T_A = 25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Operating Voltage	—	2.5	5.0	5.5	V
$V_{ADVREFP}$	ADC Positive Reference Voltage	—	2.5	5.0	5.5	V

Note: The $V_{ADVREFP}$ power voltage needs below or equal to the V_{DD} power voltage.

On-Chip LDO Voltage Regulator Characteristics

Table 7. LDO Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{LDO}	Internal Regulator Output Voltage	$V_{DD} \geq 2.5\text{ V}$ Regulator input @ $I_{LDO} = 12\text{ mA}$ and voltage variant = $\pm 5\%$, After trimming	1.425	1.5	1.57	V
I_{LDO}	Output Current	$V_{DD} = 2.5\text{ V}$ Regulator input @ $V_{LDO} = 1.5\text{ V}$	—	12	15	mA
C_{LDO}	External Filter Capacitor Value for Internal Core Power Supply	The capacitor value is dependent on the core power current consumption	1	2.2	—	μF

Power Consumption

Table 8. Power Consumption Characteristics

T_A = 25 °C, unless otherwise specified

Symbol	Parameter	f _{HCLK}	Conditions		Typ.	Max @ T _A		Unit
			25 °C	85 °C		25 °C	85 °C	
I _{DD}	Supply Current (Run Mode)	16 MHz	V _{DD} = 5 V HSI = 16 MHz	All peripherals enabled	3.35	3.60	—	mA
				All peripherals disabled	2.75	2.95	—	
		8 MHz	V _{DD} = 5 V HSI = 16 MHz	All peripherals enabled	1.88	2.02	—	μA
				All peripherals disabled	1.57	1.69	—	
		32 kHz	V _{DD} = 5 V LSI = 32 kHz LDO in LCM Mode	All peripherals enabled	26.39	32.72	—	μA
				All peripherals disabled	25.13	31.42	—	
	Supply Current (Sleep Mode)	16 MHz	V _{DD} = 5 V HSI = 16 MHz	All peripherals enabled	1.16	1.24	—	mA
				All peripherals disabled	0.44	0.48	—	
		8 MHz	V _{DD} = 5 V HSI = 16 MHz	All peripherals enabled	0.77	0.83	—	μA
				All peripherals disabled	0.41	0.45	—	
	Supply Current (Deep-Sleep1 Mode)	—	V _{DD} = 5 V, HSI/HSE clock off, LDO in LCM Mode, LSE off, LSI on, RTC on			20.27	26.39	—
	Supply Current (Deep-Sleep2 Mode)	—	V _{DD} = 5 V, HSI/HSE clock off, LDO off, DMOS on, LSE off, LSI on, RTC on			3.45	5.14	—

- Note: 1. HSE means high speed external oscillator. HSI means 16 MHz high speed internal oscillator.
 2. LSE means 32.768 kHz low speed external oscillator. LSI means 32 kHz low speed internal oscillator.
 3. RTC means real-time clock.
 4. Code = while (1) { 208 NOP } executed in Flash.

Reset and Supply Monitor Characteristics

Table 9. V_{DD} Power Reset Characteristics

T_A = 25 °C, unless otherwise specified

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{POR}	Power On Reset Threshold (Rising Voltage on V _{DD})	T _A = -40 °C ~ 85 °C	2.22	2.35	2.48	V
V _{PDR}	Power Down Reset Threshold (Falling Voltage on V _{DD})		2.12	2.2	2.33	V
V _{PORHYST}	POR Hysteresis	—	—	150	—	mV
t _{POR}	Reset Delay Time	V _{DD} = 5.0 V	—	0.1	0.2	ms

- Note: 1. Data based on characterization results only, not tested in production.
 2. If the LDO is turned on, the V_{DD} POR has to be in the de-assertion condition. When the V_{DD} POR is in the assertion state then the LDO will be turned off.

Table 10. LVD / BOD Characteristics

T_A = 25 °C, unless otherwise specified

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit	
V _{BOD}	Voltage of Brown Out Detection	After factory-trimmed, V _{DD} falling edge	2.37	2.45	2.53	V	
V _{LVD}	Voltage of Low Voltage Detection	V _{DD} falling edge	LVDS = 000	2.57	2.65	2.73	V
			LVDS = 001	2.77	2.85	2.93	V
			LVDS = 010	2.97	3.05	3.13	V
			LVDS = 011	3.17	3.25	3.33	V
			LVDS = 100	3.37	3.45	3.53	V
			LVDS = 101	4.15	4.25	4.35	V
			LVDS = 110	4.35	4.45	4.55	V
			LVDS = 111	4.55	4.65	4.75	V
V _{LVDHTST}	LVD Hysteresis	V _{DD} = 5.0 V	—	—	100	—	mV
t _{sULVD}	LVD Setup Time	V _{DD} = 5.0 V	—	—	—	5	μs
t _{aLVD}	LVD Active Delay Time	V _{DD} = 5.0 V	—	—	—	—	ms
I _{DDLVD}	Operation Current ⁽²⁾	V _{DD} = 5.0 V	—	—	10	20	μA

Note: 1. Data based on characterization results only, not tested in production.

2. Bandgap current is not included.

3. LVDS field is in the PWRCU LVDCSR register.

External Clock Characteristics

Table 11. High Speed External Clock (HSE) Characteristics

T_A = 25 °C, unless otherwise specified

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{DD}	Operation Range	T _A = -40 °C ~ 85 °C	2.5	—	5.5	V
f _{HSE}	HSE Frequency	V _{DD} = 2.5 V ~ 5.0 V	4	—	16	MHz
C _L	Load Capacitance	V _{DD} = 5.0 V, R _{ESR} = 100 Ω @ 16 MHz	—	—	12	pF
R _{FHSE}	Internal Feedback Resistor between XTALIN and XTALOUT pins	V _{DD} = 5.0 V	—	0.5	—	MΩ
R _{ESR}	Equivalent Series Resistance	V _{DD} = 5.0 V, C _L = 12 pF @ 16 MHz, HSEDR = 0	—	—	110	Ω
		V _{DD} = 2.5 V, C _L = 12 pF @ 16 MHz, HSEDR = 1				
D _{HSE}	HSE Oscillator Duty Cycle	—	40	—	60	%
I _{DDHSE}	HSE Oscillator Current Consumption	V _{DD} = 5.0 V, R _{ESR} = 100 Ω, C _L = 12 pF @ 8 MHz, HSEDR = 0	—	0.85	—	mA
		V _{DD} = 5.0 V, R _{ESR} = 25 Ω, C _L = 12 pF @ 16 MHz, HSEDR = 1				
I _{PWDHSE}	HSE Oscillator Power Down Current	V _{DD} = 5.0 V	—	—	0.01	μA
t _{suHSE}	HSE Oscillator Startup Time	V _{DD} = 5.0 V	—	—	4	ms

Table 12. Low Speed External Clock (LSE) Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Operation Range	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	2.5	—	5.5	V
f_{CK_LSE}	LSE Frequency	$V_{DD} = 2.5\text{ V} \sim 5.5\text{ V}$	—	32.768	—	kHz
R_F	Internal feedback resistor	—	—	10	—	$\text{M}\Omega$
R_{ESR}	Equivalent Series Resistance	$V_{DD} = 5.0\text{ V}$	30	—	TBD	$\text{k}\Omega$
C_L	Recommended load capacitances	$V_{DD} = 5.0\text{ V}$	6	—	TBD	pF
I_{DDLSE}	Oscillator Supply Current (High Current Mode)	$f_{CK_LSE} = 32.768\text{ kHz}$, $R_{ESR} = 50\text{ k}\Omega$, $C_L \geq 7\text{ pF}$ $V_{DD} = 2.5\text{ V} \sim 5.5\text{ V}$ $T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	—	3.3	6.3	μA
	Oscillator Supply Current (Low Current Mode)	$f_{CK_LSE} = 32.768\text{ kHz}$, $R_{ESR} = 50\text{ k}\Omega$, $C_L < 7\text{ pF}$ $V_{DD} = 2.5\text{ V} \sim 5.5\text{ V}$ $T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	—	1.8	3.3	μA
	Power Down Current	—	—	—	0.01	μA
t_{SUHSE}	LSE Oscillator Startup Time (Low Current Mode)	$f_{CK_LSE} = 32.768\text{ kHz}$, $V_{DD} = 2.5\text{ V} \sim 5.5\text{ V}$	500	—	—	ms

Note: The following guidelines are recommended to increase the stability of the crystal circuit of the HSE / LSE clock in the PCB layout.

1. The crystal oscillator should be located as close as possible to the MCU to keep the trace length as short as possible to reduce any parasitic capacitance.
2. Shield lines in the vicinity of the crystal by using a ground plane to isolate signals and reduce noise.
3. Keep any high frequency signal lines away from the crystal area to prevent the crosstalk adverse effects.

Internal Clock Characteristics

Table 13. High Speed Internal Clock (HSI) Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Operation Range	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	2.5	—	5.5	V
f_{HSI}	HSI Frequency	$V_{DD} = 5\text{ V} @ 25^\circ\text{C}$	—	16	—	MHz
ACC_{HSI}	Factory Calibrated HSI Oscillator Frequency Accuracy	$V_{DD} = 2.5\text{ V} \sim 5.5\text{ V}$, $T_A = 25^\circ\text{C}$	-1	—	1	%
		$V_{DD} = 2.5\text{ V} \sim 5.5\text{ V}$ $T_A = -25^\circ\text{C} \sim 85^\circ\text{C}$	-2.5	—	2	%
		$V_{DD} = 2.5\text{ V} \sim 5.5\text{ V}$ $T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	-4	—	3	%
Duty	Duty Cycle	$f_{HSI} = 16\text{ MHz}$	35	—	65	%
I_{DDHSI}	Oscillator Supply Current	$f_{HSI} = 16\text{ MHz}$	—	—	140	μA
	Power Down Current	@ $V_{DD} = 2.5\text{ V} \sim 5.5\text{ V}$	—	—	0.01	μA
T_{SUHSE}	HSI Oscillator Startup Time	$f_{HSI} = 16\text{ MHz}$	—	—	20	μs

Table 14. Low Speed Internal Clock (LSI) Characteristics

T_A = 25 °C, unless otherwise specified

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{DD}	Operation Range	T _A = -40 °C ~ 85 °C	2.5	—	5.5	V
f _{LSI}	LSI Frequency	V _{DD} = 5.0 V, T _A = -40 °C ~ 85 °C	21	32	43	kHz
ACC _{LSI}	LSI Frequency Accuracy	V _{DD} = 5.0 V, with factory-trimmed	-10	—	+10	%
I _{DDLSI}	LSI Oscillator Operating Current	V _{DD} = 5.0 V	—	0.5	0.8	µA
t _{SULSI}	LSI Oscillator Startup Time	V _{DD} = 5.0 V	—	—	100	µs

Memory Characteristics

Table 15. Flash Memory Characteristics

T_A = 25 °C, unless otherwise specified

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
N _{ENDU}	Number of Guaranteed Program / Erase Cycles before Failure (Endurance)	T _A = -40 °C ~ 85 °C	20	—	—	K cycles
t _{RET}	Data Retention Time	T _A = -40 °C ~ 85 °C	10	—	—	Years
t _{PROG}	Word Programming Time	T _A = -40 °C ~ 85 °C	20	—	—	µs
t _{ERASE}	Page Erase Time	T _A = -40 °C ~ 85 °C	2	—	—	ms
t _{MERASE}	Mass Erase Time	T _A = -40 °C ~ 85 °C	10	—	—	ms

I/O Port Characteristics

Table 16. I/O Port Characteristics

T_A = 25 °C, unless otherwise specified

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Unit	
I _{IL}	Low Level Input Current	5.0 V I/O	V _I = V _{SS} , On-chip pull-up resistor disabled	—	—	3	µA	
		Reset pin		—	—	3	µA	
I _{IH}	High Level Input Current	5.0 V I/O	V _I = V _{DD} , On-chip pull-down resistor disabled	—	—	3	µA	
		Reset pin		—	—	3	µA	
V _{IL}	Low Level Input Voltage	5.0 V I/O		-0.5	—	V _{DD} × 0.35	V	
		Reset pin		-0.5	—	V _{DD} × 0.35	V	
V _{IH}	High Level Input Voltage	5.0 V I/O		V _{DD} × 0.65	—	V _{DD} + 0.5	V	
		Reset pin		V _{DD} × 0.65	—	V _{DD} + 0.5	V	
V _{HYS}	Schmitt Trigger Input Voltage Hysteresis	5.0 V I/O		—	0.12 × V _{DD}	—	mV	
		Reset pin		—	0.12 × V _{DD}	—	mV	
I _{OL}	Low Level Output Current (GPIO Sink Current)	5.0 V I/O 4 mA drive, V _{OL} = 0.6 V		4	—	—	mA	
		5.0 V I/O 8 mA drive, V _{OL} = 0.6 V		8	—	—	mA	
		5.0 V I/O 12 mA drive, V _{OL} = 0.6 V		12	—	—	mA	
		5.0 V I/O 16 mA drive, V _{OL} = 0.6 V		16	—	—	mA	

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_{OH}	High Level Output Current (GPIO Source Current)	5.0 V I/O 4 mA drive, $V_{OH} = V_{DD} - 0.6$ V	—	4	—	mA
		5.0 V I/O 8 mA drive, $V_{OH} = V_{DD} - 0.6$ V	—	8	—	mA
		5.0 V I/O 12 mA drive, $V_{OH} = V_{DD} - 0.6$ V	—	12	—	mA
		5.0 V I/O 16 mA drive, $V_{OH} = V_{DD} - 0.6$ V	—	16	—	mA
V_{OL}	Low Level Output Voltage	5.0 V 4 mA drive I/O, $I_{OL} = 4$ mA	—	—	0.6	V
		5.0 V 8 mA drive I/O, $I_{OL} = 8$ mA	—	—	0.6	V
		5.0 V 12 mA drive I/O, $I_{OL} = 12$ mA	—	—	0.6	V
		5.0 V 16 mA drive I/O, $I_{OL} = 16$ mA	—	—	0.6	V
V_{OH}	High Level Output Voltage	5.0 V 4 mA drive I/O, $I_{OH} = 4$ mA	$V_{DD} - 0.6$	—	—	V
		5.0 V 8 mA drive I/O, $I_{OH} = 8$ mA	$V_{DD} - 0.6$	—	—	V
		5.0 V 12 mA drive I/O, $I_{OH} = 12$ mA	$V_{DD} - 0.6$	—	—	V
		5.0 V 16 mA drive I/O, $I_{OH} = 16$ mA	$V_{DD} - 0.6$	—	—	V
R_{PU}	Internal Pull-up Resistor	$V_{DD} = 5.0$ V	—	50	—	kΩ
R_{PD}	Internal Pull-down Resistor	$V_{DD} = 5.0$ V	—	50	—	kΩ

ADC Characteristics

Table 17. ADC Characteristics

$T_A = 25$ °C, unless otherwise specified

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DDA}	Operating Voltage	—	2.5	5.0	5.5	V
V_{ADCIN}	A/D Converter Input Voltage Range	—	0	—	V_{REF+}	V
V_{REF+}	A/D Converter Positive Reference Voltage	—	—	—	V_{DDA}	V
I_{ADC}	Current Consumption	$V_{DDA} = 5.0$ V, 500 ksps	—	1.4	1.5	mA
I_{ADC_DN}	Power Down Current Consumption	$V_{DDA} = 5.0$ V	—	—	0.1	μA
f_{ADC}	A/D Converter Clock Frequency	—	0.7	—	8	MHz
f_s	Sampling Rate	—	50	—	500	ksps
t_{DL}	Data Latency	—	—	12.5	—	$1/f_{ADC}$ Cycles
$t_{S&H}$	Sampling & Hold Time	—	—	3.5	—	$1/f_{ADC}$ Cycles
$t_{ADCCONV}$	A/D Converter Conversion Time	ADST [7 : 0] = 2	—	16	—	$1/f_{ADC}$ Cycles
R_i	Input Sampling Switch Resistance	—	—	—	1	kΩ
C_i	Input Sampling Capacitance	No pin/pad capacitance included	—	4	—	pF
t_{SU}	Startup Time	—	—	—	1	μs
N	Resolution	—	—	12	—	Bits
INL	Integral Non-linearity Error	$f_s = 500$ ksps, $V_{DDA} = 5.0$ V	—	±2	±5	LSB
DNL	Differential Non-linearity Error	$f_s = 500$ ksps, $V_{DDA} = 5.0$ V	—	±1	—	LSB

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
E_o	Offset Error	—	—	—	± 10	LSB
E_g	Gain Error	—	—	—	± 10	LSB

Note: 1. Data based on characterization results only, not tested in production.

2. The figure below shows the equivalent circuit of the A/D Converter Sample-and-Hold input stage where C_i is the storage capacitor, R_i is the resistance of the sampling switch and R_s is the output impedance of the signal source V_s . Normally the sampling phase duration is approximately, $3.5/f_{ADC}$. The capacitance, C_i , must be charged within this time frame and it must be ensured that the voltage at its terminals becomes sufficiently close to V_s for accuracy. To guarantee this, R_s is not allowed to have an arbitrarily large value.




Figure 10. ADC Sampling Network Model

The worst case occurs when the extremities of the input range (0 V and V_{REF+}) are sampled consecutively. In this situation a sampling error below $1/4$ LSB is ensured by using the following equation:

$$R_s < \frac{3.5}{f_{ADC}C_i\ln(2^{N+2})} - R_i$$

Where f_{ADC} is the ADC clock frequency and N is the ADC resolution ($N = 12$ in this case). A safe margin should be considered due to the pin/pad parasitic capacitances, which are not accounted for in this simple model.

If, in a system where the A/D Converter is used, there are no rail-to-rail input voltage variations between consecutive sampling phases, R_s may be larger than the value indicated by the equation above.

Internal Reference Voltage Characteristics

Table 18. Internal Reference Voltage Characteristics

$T_A = 25^\circ C$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DDA}	Operating Voltage	—	2.8	—	5.5	V
V_{REF}	Internal Reference Voltage after Factory Trimming, @ $T_A = 25^\circ C$	$V_{DDA} \geq 2.8 V$ $VREFSEL[1:0] = 00$	2.44	2.50	2.56	V
		$V_{DDA} \geq 3.3 V$ $VREFSEL[1:0] = 01$	2.92	3.00	3.08	
		$V_{DDA} \geq 4.3 V$ $VREFSEL[1:0] = 10$	3.90	4.00	4.10	
		$V_{DDA} \geq 4.8 V$ $VREFSEL[1:0] = 11$	4.39	4.50	4.61	
ACC_{VREF}	Reference Voltage Accuracy after Trimming	$V_{DDA} = 2.8 V \sim 5.5 V$, $V_{REF} = 2.5 V$, $T_A = -40^\circ C \sim 85^\circ C$	-2	—	+2	%
t_{STABLE}	Reference Voltage Stable Time	—	—	—	100	ms

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
t_{SREFV}	ADC Sampling Time when Reading Reference Voltage	—	10	—	—	μs
I_{DD}	Operating Current	—	—	50	70	μA
I_{DDPWD}	Power Down Current	—	—	—	0.01	μA

Note: 1. Data based on characterization results only, not tested in production.
2. The trimming bits of the internal reference voltage are 7-bit resolution.

SCTM Characteristics

Table 19. SCTM Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f_{TM}	Timer Clock Source for SCTM	—	—	—	f_{PCLK}	MHz
t_{RES}	Timer Resolution Time	—	1	—	—	$1/f_{TM}$
f_{EXT}	External Signal Frequency on Channel	—	—	—	1/2	f_{TM}
RES	Timer Resolution	—	—	—	16	Bits

I²C Characteristics

Table 20. I²C Characteristics

Symbol	Parameter	Standard Mode		Fast Mode		Fast Plus Mode		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f_{SCL}	SCL Clock Frequency	—	100	—	400	—	1000	kHz
$t_{SCL(H)}$	SCL Clock High Time	4.5	—	1.125	—	0.45	—	μs
$t_{SCL(L)}$	SCL Clock Low Time	4.5	—	1.125	—	0.45	—	μs
t_{FALL}	SCL and SDA Fall Time	—	1.3	—	0.34	—	0.135	μs
t_{RISE}	SCL and SDA Rise Time	—	1.3	—	0.34	—	0.135	μs
$t_{SU(SDA)}$	SDA Data Setup Time	500	—	125	—	50	—	ns
$t_{H(SDA)}$	SDA Data Hold Time ⁽⁵⁾	0	—	0	—	0	—	ns
	SDA Data Hold Time ⁽⁶⁾	—	1.6	—	0.475	—	0.25	μs
$t_{VD(SDA)}$	SDA Data Valid Time	—	1.6	—	0.475	—	0.25	μs
$t_{SU(STA)}$	START Condition Setup Time	500	—	125	—	50	—	ns
$t_{H(STA)}$	START Condition Hold Time	0	—	0	—	0	—	ns
$t_{SU(STO)}$	STOP Condition Setup Time	500	—	125	—	50	—	ns

Note: 1. Data based on characterization results only, not tested in production.
2. To achieve 100 kHz standard mode, the peripheral clock frequency must be higher than 2 MHz.
3. To achieve 400 kHz fast mode, the peripheral clock frequency must be higher than 8 MHz.
4. To achieve 1 MHz fast plus mode, the peripheral clock frequency must be higher than 16 MHz.
5. The above characteristic parameters of the I²C bus timing are based on: COMBFILTEREN = 0 and SEQFILTER = 00.
6. The above characteristic parameters of the I²C bus timing are based on: COMBFILTEREN = 1 and SEQFILTER = 00.




Figure 11. I²C Timing Diagram

SPI Characteristics

Table 21. SPI Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
SPI Master Mode						
f_{SCK}	SPI Master Output SCK Clock Frequency	Master mode SPI peripheral clock frequency f_{PCLK}	—	—	$f_{PCLK}/2$	MHz
$t_{SCK(H)}$ $t_{SCK(L)}$	SCK Clock High and Low Time	—	$t_{SCK}/2 - 2$	—	$t_{SCK}/2 + 1$	ns
$t_{V(MO)}$	Data Output Valid Time	—	—	—	5	ns
$t_{H(MO)}$	Data Output Hold Time	—	2	—	—	ns
$t_{SU(MI)}$	Data Input Setup Time	—	5	—	—	ns
$t_{H(MI)}$	Data Input Hold Time	—	5	—	—	ns
SPI Slave Mode						
f_{SCK}	SPI Slave Input SCK Clock Frequency	Slave mode, SPI peripheral clock frequency f_{PCLK}	—	—	$f_{PCLK}/3$	MHz
$Duty_{SCK}$	SPI Slave Input SCK Clock Duty Cycle	—	30	—	70	%
$t_{SU(SEL)}$	SEL Enable Setup Time	—	$3 t_{PCLK}$	—	—	ns
$t_{H(SEL)}$	SEL Enable Hold Time	—	$2 t_{PCLK}$	—	—	ns
$t_{A(SO)}$	Data Output Access Time	—	—	—	$3 t_{PCLK}$	ns
$t_{DIS(SO)}$	Data Output Disable Time	—	—	—	10	ns
$t_{V(SO)}$	Data Output Valid Time	—	—	—	25	ns
$t_{H(SO)}$	Data Output Hold Time	—	15	—	—	ns
$t_{SU(SI)}$	Data Input Setup Time	—	5	—	—	ns
$t_{H(SI)}$	Data Input Hold Time	—	4	—	—	ns

Note: 1. f_{SCK} is SPI output/input clock frequency and $t_{SCK} = 1/f_{SCK}$.

2. f_{PCLK} is SPI peripheral clock frequency and $t_{PCLK} = 1/f_{PCLK}$.




Figure 12. SPI Timing Diagram – SPI Master Mode




Figure 13. SPI Timing Diagram – SPI Slave Mode with CPHA = 1


6 Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the [Holtek website](#) for the latest version of the [Package Information](#).

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information


24-pin SSOP (150mil) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.236 BSC	—
B	—	0.154 BSC	—
C	0.008	—	0.012
C'	—	0.341 BSC	—
D	—	—	0.069
E	—	0.025 BSC	—
F	0.004	—	0.010
G	0.016	—	0.050
H	0.004	—	0.010
α	0°	—	8°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	6.00 BSC	—
B	—	3.90 BSC	—
C	0.20	—	0.30
C'	—	8.66 BSC	—
D	—	—	1.75
E	—	0.635 BSC	—
F	0.10	—	0.25
G	0.41	—	1.27
H	0.10	—	0.25
α	0°	—	8°


28-pin SSOP (150mil) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.236 BSC	—
B	—	0.154 BSC	—
C	0.008	—	0.012
C'	—	0.390 BSC	—
D	—	—	0.069
E	—	0.025 BSC	—
F	0.004	—	0.010
G	0.016	—	0.050
H	0.004	—	0.010
α	0°	—	8°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	6.00 BSC	—
B	—	3.90 BSC	—
C	0.20	—	0.30
C'	—	9.90 BSC	—
D	—	—	1.75
E	—	0.635 BSC	—
F	0.10	—	0.25
G	0.41	—	1.27
H	0.10	—	0.25
α	0°	—	8°


SAW Type 24-pin QFN (3mm×3mm×0.55mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.020	0.022	0.024
A1	0.000	0.001	0.002
A3	—	0.006 REF	—
b	0.006	0.008	0.010
b1	0.014	0.016	0.018
D	—	0.118 BSC	—
E	—	0.118 BSC	—
e	—	0.016 BSC	—
e1	—	0.020 BSC	—
D2	0.073	—	0.077
E2	0.073	—	0.077
L	0.006	0.010	0.014
L1	0.008	0.010	0.012
K	0.008	—	—

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.50	0.55	0.60
A1	0.00	0.02	0.05
A3	—	0.15 REF	—
b	0.15	0.20	0.25
b1	0.35	0.40	0.45
D	—	3.00 BSC	—
E	—	3.00 BSC	—
e	—	0.40 BSC	—
e1	—	0.50 BSC	—
D2	1.85	—	1.95
E2	1.85	—	1.95
L	0.15	0.25	0.35
L1	0.20	0.25	0.30
K	0.20	—	—


SAW Type 32-pin QFN (4mm×4mm×0.75mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.028	0.030	0.031
A1	0.000	0.001	0.002
A3	—	0.008 REF	—
b	0.006	0.008	0.010
D	—	0.157 BSC	—
E	—	0.157 BSC	—
e	—	0.016 BSC	—
D2	0.100	—	0.108
E2	0.100	—	0.108
L	0.014	0.016	0.018
K	0.008	—	—

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	—	0.203 REF	—
b	0.15	0.20	0.25
D	—	4.00 BSC	—
E	—	4.00 BSC	—
e	—	0.40 BSC	—
D2	2.55	—	2.75
E2	2.55	—	2.75
L	0.35	0.40	0.45
K	0.20	—	—


SAW Type 46-pin QFN (6.5mm×4.5mm×0.75mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.028	0.030	0.031
A1	0.000	0.001	0.002
A3	—	0.008 REF	—
b	0.006	0.008	0.010
D	—	0.256 BSC	—
E	—	0.177 BSC	—
e	—	0.016 BSC	—
D2	0.197	—	0.205
E2	0.118	—	0.126
L	0.014	0.016	0.018
K	0.008	—	—

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	—	0.203 REF	—
b	0.15	0.20	0.25
D	—	6.50 BSC	—
E	—	4.50 BSC	—
e	—	0.40 BSC	—
D2	5.00	—	5.20
E2	3.00	—	3.20
L	0.35	0.40	0.45
K	0.20	—	—

48-pin LQFP (7mm×7mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.354 BSC	—
B	—	0.276 BSC	—
C	—	0.354 BSC	—
D	—	0.276 BSC	—
E	—	0.020 BSC	—
F	0.007	0.009	0.011
G	0.053	0.055	0.057
H	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	9.00 BSC	—
B	—	7.00 BSC	—
C	—	9.00 BSC	—
D	—	7.00 BSC	—
E	—	0.50 BSC	—
F	0.17	0.22	0.27
G	1.35	1.40	1.45
H	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
α	0°	—	7°

Copyright© 2023 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any third-party's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.